KR920018597A - 연산회로 및 이것을 이용한 적응 필터와 에코캔슬러 - Google Patents

연산회로 및 이것을 이용한 적응 필터와 에코캔슬러 Download PDF

Info

Publication number
KR920018597A
KR920018597A KR1019920004131A KR920004131A KR920018597A KR 920018597 A KR920018597 A KR 920018597A KR 1019920004131 A KR1019920004131 A KR 1019920004131A KR 920004131 A KR920004131 A KR 920004131A KR 920018597 A KR920018597 A KR 920018597A
Authority
KR
South Korea
Prior art keywords
data
data bus
bus means
memory
memory cell
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
KR1019920004131A
Other languages
English (en)
Korean (ko)
Inventor
기미히로 스기노
Original Assignee
가나이 쯔또무
가부시끼가이샤 히다찌세이사꾸쇼
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 가나이 쯔또무, 가부시끼가이샤 히다찌세이사꾸쇼 filed Critical 가나이 쯔또무
Publication of KR920018597A publication Critical patent/KR920018597A/ko
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/3001—Arithmetic instructions
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7839—Architectures of general purpose stored program computers comprising a single central processing unit with memory
    • G06F15/7842—Architectures of general purpose stored program computers comprising a single central processing unit with memory on one IC chip (single chip microcontrollers)
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H21/00—Adaptive networks
    • H03H21/0012—Digital adaptive filters
    • H03H2021/007—Computation saving measures; Accelerating measures
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Mathematical Physics (AREA)
  • Databases & Information Systems (AREA)
  • Data Mining & Analysis (AREA)
  • Filters That Use Time-Delay Elements (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
  • Complex Calculations (AREA)
KR1019920004131A 1991-03-29 1992-03-13 연산회로 및 이것을 이용한 적응 필터와 에코캔슬러 Withdrawn KR920018597A (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP3091156A JPH04302522A (ja) 1991-03-29 1991-03-29 演算回路及びこれを用いた適応フィルタ並びにエコーキャンセラ
JP91-091156 1991-03-29

Publications (1)

Publication Number Publication Date
KR920018597A true KR920018597A (ko) 1992-10-22

Family

ID=14018651

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920004131A Withdrawn KR920018597A (ko) 1991-03-29 1992-03-13 연산회로 및 이것을 이용한 적응 필터와 에코캔슬러

Country Status (4)

Country Link
US (1) US5297071A (https=)
EP (1) EP0505884A2 (https=)
JP (1) JPH04302522A (https=)
KR (1) KR920018597A (https=)

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2773601B2 (ja) * 1993-06-11 1998-07-09 ヤマハ株式会社 信号処理装置
JP3097434B2 (ja) * 1994-01-25 2000-10-10 ヤマハ株式会社 効果付加用ディジタル信号処理装置
US5442580A (en) * 1994-05-25 1995-08-15 Tcsi Corporation Parallel processing circuit and a digital signal processer including same
JPH0969013A (ja) * 1995-08-31 1997-03-11 Fanuc Ltd サーボモータを用いたサーボ系の制御モード切り換え方法
JP3683313B2 (ja) * 1995-09-22 2005-08-17 ファナック株式会社 サーボモータの電流制御方法
DE19625569A1 (de) * 1996-06-26 1998-01-02 Philips Patentverwaltung Signalprozessor
JPH1064257A (ja) * 1996-08-20 1998-03-06 Sony Corp 半導体記憶装置
US5933797A (en) * 1997-02-28 1999-08-03 Telefonaktiebolaget Lm Ericsson (Publ) Adaptive dual filter echo cancellation
US6785327B1 (en) * 1997-12-23 2004-08-31 Agere Systems, Inc. Multiported register file for burst mode coefficient updating
US6985477B2 (en) 1998-03-26 2006-01-10 Cisco Technology, Inc. Method and apparatus for supporting multiservice digital signal processing applications
US6424034B1 (en) 1998-08-31 2002-07-23 Micron Technology, Inc. High performance packaging for microprocessors and DRAM chips which minimizes timing skews
US6704308B2 (en) 1998-09-29 2004-03-09 Cisco Technology, Inc. Apparatus and method for processing signals in a plurality of digital signal processors
US6282661B1 (en) 1999-02-16 2001-08-28 Agere Systems Guardian Corp. Apparatus and method for adaptive reduction of power consumption in integrated circuits
US6975632B2 (en) 1999-03-15 2005-12-13 Cisco Technology, Inc. Multi-service architecture with any port any service (APAS) hardware platform
US7111155B1 (en) 1999-05-12 2006-09-19 Analog Devices, Inc. Digital signal processor computation core with input operand selection from operand bus for dual operations
US6820189B1 (en) 1999-05-12 2004-11-16 Analog Devices, Inc. Computation core executing multiple operation DSP instructions and micro-controller instructions of shorter length without performing switch operation
US6859872B1 (en) 1999-05-12 2005-02-22 Analog Devices, Inc. Digital signal processor computation core with pipeline having memory access stages and multiply accumulate stages positioned for efficient operation
US7107302B1 (en) * 1999-05-12 2006-09-12 Analog Devices, Inc. Finite impulse response filter algorithm for implementation on digital signal processor having dual execution units
DE19925046A1 (de) * 1999-06-01 2001-05-03 Alcatel Sa Verfahren und Vorrichtung zur Unterdrückung von Rauschen und Echos
US7301933B1 (en) 2000-12-22 2007-11-27 Cisco Technology, Inc. Delivery of a service program to a digital signal processor within a multiservice processing system
JP2003186567A (ja) * 2001-12-19 2003-07-04 Matsushita Electric Ind Co Ltd マイクロプロセッサ
US8311077B2 (en) * 2005-09-28 2012-11-13 Nec Corporation Modulator, filter, method of controlling gain of filter, and code modulating method
US20080114695A1 (en) * 2006-11-10 2008-05-15 Semantic Components S.L. Process for implementing a method for the on-line sale of software product use licenses through a data network, and software component which allows carrying out said process
US20100250400A1 (en) * 2006-11-10 2010-09-30 Media Patents, S.L. Apparatus and methods for the sale of software products
JP5133400B2 (ja) * 2007-04-04 2013-01-30 メディア パテンツ エセ．エレ． 知的所有権によって保護されたデジタルファイルの、データネットワークを介したオンライン分配方法と、当該方法を実行するプログラムを含むコンピュータで読み取り可能な媒体
EP2215595B1 (en) * 2007-11-23 2012-02-22 Media Patents S.L. A process for the on-line distribution of audiovisual contents with advertisements, advertisement management system, digital rights management system and audiovisual content player provided with said systems
US20110060688A1 (en) * 2007-11-23 2011-03-10 Media Patents, S.L. Apparatus and methods for the distribution of digital files
US7984097B2 (en) 2008-03-18 2011-07-19 Media Patents, S.L. Methods for transmitting multimedia files and advertisements
ES2326949B1 (es) 2008-03-18 2010-07-14 Clarity Systems, S.L. Procedimiento utilizado por un servidor de streaming para realizar una transmision de un fichero multimedia en una red de datos.
US9154532B2 (en) 2009-04-27 2015-10-06 Zaron Remote Llc Methods and apparatus for transmitting multimedia files in a data network

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4491910A (en) * 1982-02-22 1985-01-01 Texas Instruments Incorporated Microcomputer having data shift within memory
JPH0658631B2 (ja) * 1983-12-19 1994-08-03 株式会社日立製作所 デ−タ処理装置
US4785393A (en) * 1984-07-09 1988-11-15 Advanced Micro Devices, Inc. 32-Bit extended function arithmetic-logic unit on a single chip
WO1986002181A1 (en) * 1984-09-28 1986-04-10 Motorola, Inc. A digital signal processor for single cycle multiply/accumulation
US4942547A (en) * 1985-04-11 1990-07-17 Honeywell Bull, Inc. Multiprocessors on a single semiconductor chip
JP2566009B2 (ja) * 1989-05-29 1996-12-25 三菱電機株式会社 データ処理装置
JPH0772864B2 (ja) * 1990-05-11 1995-08-02 パイオニア株式会社 ディジタル信号プロセッサ

Also Published As

Publication number Publication date
EP0505884A2 (en) 1992-09-30
US5297071A (en) 1994-03-22
JPH04302522A (ja) 1992-10-26
EP0505884A3 (https=) 1994-03-09

Similar Documents

Publication Publication Date Title
KR920018597A (ko) 연산회로 및 이것을 이용한 적응 필터와 에코캔슬러
US4490786A (en) Vector processing unit
KR970022770A (ko) 데이타처리장치
EP0169709A2 (en) Real time processor for video signals
KR880011681A (ko) 메모리연결형 파면어레이 프로세서
KR890008677A (ko) 디지탈 멀티플라이어 회로 및 디지탈 멀티플라이어-어큐뮬레이터 회로
KR890702151A (ko) 변환 프로세싱 회로
US4096565A (en) Integrated circuit data handling apparatus for a data processing system, having a plurality of modes of operation
KR860007589A (ko) 데이터 처리장치
US3710349A (en) Data transferring circuit arrangement for transferring data between memories of a computer system
US5577215A (en) Data transmission circuit for digital signal processor chip and method therefor
JPH03214942A (ja) ディジタル信号時間差補正回路
US11093434B2 (en) Communication system and operation method
KR100299179B1 (ko) 고속동작용반도체메모리소자
JPH03204753A (ja) Ｄｍａ制御装置
KR100849531B1 (ko) 디지털 신호 처리 장치에서의 직접 메모리 액세스 방법 및이를 이용한 디지털 신호 처리 장치
KR950003399B1 (ko) 입/출력 공통 데이타라인을 가지는 시리얼 액세스 메모리장치
KR950003970B1 (ko) 디지탈 전자교환기의 피시엠 데이타 접속장치
KR19980083459A (ko) 데이터버스 사이즈 조정 장치
KR100324013B1 (ko) 반도체소자의데이타전송방법및그장치
JPS622302A (ja) プログラマブル・コントロ−ラ
JPH0668055A (ja) ディジタル信号処理装置
KR0120598B1 (ko) 메모리 보드의 설계방법 및 장치
KR950020230A (ko) 멀티 프로세서 시스템의 메모리 공유 액세스 제어 장치
JPH02121184A (ja) Ｆｉｆｏメモリ

Legal Events

Date Code Title Description
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19920313

PG1501 Laying open of application
PC1203 Withdrawal of no request for examination
WITN Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid