KR840003937A - 이득 제어장치 - Google Patents

이득 제어장치 Download PDF

Info

Publication number
KR840003937A
KR840003937A KR1019830000647A KR830000647A KR840003937A KR 840003937 A KR840003937 A KR 840003937A KR 1019830000647 A KR1019830000647 A KR 1019830000647A KR 830000647 A KR830000647 A KR 830000647A KR 840003937 A KR840003937 A KR 840003937A
Authority
KR
South Korea
Prior art keywords
digital signal
signal
gain control
converting
detection
Prior art date
Application number
KR1019830000647A
Other languages
English (en)
Other versions
KR910002980B1 (ko
Inventor
쯔네오 후루야 (외 2)
Original Assignee
오오가 노리오
소니 가부시끼 가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 오오가 노리오, 소니 가부시끼 가이샤 filed Critical 오오가 노리오
Publication of KR840003937A publication Critical patent/KR840003937A/ko
Application granted granted Critical
Publication of KR910002980B1 publication Critical patent/KR910002980B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03G—CONTROL OF AMPLIFICATION
    • H03G3/00—Gain control in amplifiers or frequency changers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03G—CONTROL OF AMPLIFICATION
    • H03G3/00—Gain control in amplifiers or frequency changers
    • H03G3/20—Automatic control
    • H03G3/30—Automatic control in amplifiers having semiconductor devices
    • H03G3/3005—Automatic control in amplifiers having semiconductor devices in amplifiers suitable for low-frequencies, e.g. audio amplifiers
    • H03G3/3026—Automatic control in amplifiers having semiconductor devices in amplifiers suitable for low-frequencies, e.g. audio amplifiers the gain being discontinuously variable, e.g. controlled by switching
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/10527—Audio or video recording; Data buffering arrangements
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/24—Signal processing not specific to the method of recording or reproducing; Circuits therefor for reducing noise
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03G—CONTROL OF AMPLIFICATION
    • H03G3/00—Gain control in amplifiers or frequency changers
    • H03G3/20—Automatic control
    • H03G3/30—Automatic control in amplifiers having semiconductor devices
    • H03G3/3005—Automatic control in amplifiers having semiconductor devices in amplifiers suitable for low-frequencies, e.g. audio amplifiers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03G—CONTROL OF AMPLIFICATION
    • H03G3/00—Gain control in amplifiers or frequency changers
    • H03G3/20—Automatic control
    • H03G3/30—Automatic control in amplifiers having semiconductor devices
    • H03G3/3089—Control of digital or coded signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Control Of Amplification And Gain Control (AREA)
  • Analogue/Digital Conversion (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)

Abstract

내용 없음

Description

이득 제어장치
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 디지탈 오디오 디스크 및 LP디스크의 동적 영역의 차이를 도시하는 도면.
제2도는 본 발명의 제1실시예에 의한 이득제어 장치의 계통도.

Claims (6)

  1. 아나로그 신호를 변환하여 얻은 디지탈 신호의 데이타로 부터 소정치를 검출하기 위한 검출수단과, 디지탈 신호를 지연시키기 위한 지연수단과, 이 지연수단으로 부터의 디지탈 신호를 아나로그 신호로 변환시키기 위한 변환수단 및 상기 검출수단으로 부터의 검출신호에 의해 변환수단으로 부터의 아나로그 신호의 이득을 제어하기 위한 이득제어 수단을 구비하고 있는 이득제어장치.
  2. 제1항에 의한 장치에 있어서, 상기 이득제어수단이 상기 지연수단으로 부터의 디지탈 신호를 제어하기 위한 아나로그 이득제어수단을 구비하고 있는 장치.
  3. 제1항에 의한 장치에 있어서, 상기 이득제어 수단이 상기 변환 수단으로 부터의 아나로그 신호를 제어하기 위한 아나로그 이득제어수단을 구비하고 있는 장치.
  4. 제1항에 의한 장치로서, 상기 변환수단으로부터의 디지탈 신호의 에러를 검출 및 보정하기 위한 에러 검출 및 보정수단이 포함되어 있는 장치.
  5. 제4항에 의한 장치에 있어서, 상기 지연수단이, 에러 검출 및 보저수단에 의해 보정되지 않은 디지탈 신호에 보정된 디지탈 신호를 삽이시키기 위한 삽입수단으로 작용하는 장치.
  6. 제5항에 의한 장치에 있어서, 상기 에러 검출 및 보정신호로 부터의 디지탈 신호가, 디지탈 신호가 보정된 경우의 "양호"플래크와 디지탈 신호가 보정되지 않은 경우의 "불량"플래그를 포함하여, 상기 검출수단으로 부터의 검출신호는 "양호"플래그를 가진 디지탈 신호에 의거하여 얻어지는 장치.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019830000647A 1982-02-18 1983-02-17 이득 제어 장치 KR910002980B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP57024830A JPS58142614A (ja) 1982-02-18 1982-02-18 利得制御装置
JP24830 1982-02-18

Publications (2)

Publication Number Publication Date
KR840003937A true KR840003937A (ko) 1984-10-04
KR910002980B1 KR910002980B1 (ko) 1991-05-11

Family

ID=12149105

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019830000647A KR910002980B1 (ko) 1982-02-18 1983-02-17 이득 제어 장치

Country Status (7)

Country Link
JP (1) JPS58142614A (ko)
KR (1) KR910002980B1 (ko)
CA (1) CA1214998A (ko)
DE (1) DE3305662C2 (ko)
FR (1) FR2521758A1 (ko)
GB (1) GB2119189B (ko)
NL (1) NL8300618A (ko)

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4700362A (en) * 1983-10-07 1987-10-13 Dolby Laboratories Licensing Corporation A-D encoder and D-A decoder system
JPH0772971B2 (ja) * 1988-10-05 1995-08-02 パイオニア株式会社 ディスクプレーヤの再生レベル設定方法
EP0911712A1 (en) 1997-10-21 1999-04-28 Deutsche Thomson-Brandt Gmbh Corrected servo control signal in a servo control loop
EP0911713B1 (en) * 1997-10-21 2004-09-22 Deutsche Thomson-Brandt Gmbh Corrected servo control signal in a servo control loop
GB2378064A (en) * 2001-03-12 2003-01-29 Simoco Int Ltd A feed-forward signal level control arrangement with a delay in the signal path
CN102893334B (zh) * 2010-05-10 2016-04-13 马维尔国际贸易有限公司 用于偏移和增益纠正的方法和装置
WO2013036401A1 (en) 2011-09-08 2013-03-14 Marvell World Trade, Ltd. Method and apparatus for offset and gain correction
US9831843B1 (en) 2013-09-05 2017-11-28 Cirrus Logic, Inc. Opportunistic playback state changes for audio devices
US9525940B1 (en) 2014-03-05 2016-12-20 Cirrus Logic, Inc. Multi-path analog front end and analog-to-digital converter for a signal processing system
US9774342B1 (en) 2014-03-05 2017-09-26 Cirrus Logic, Inc. Multi-path analog front end and analog-to-digital converter for a signal processing system
US9306588B2 (en) 2014-04-14 2016-04-05 Cirrus Logic, Inc. Switchable secondary playback path
US10785568B2 (en) 2014-06-26 2020-09-22 Cirrus Logic, Inc. Reducing audio artifacts in a system for enhancing dynamic range of audio signal path
US9596537B2 (en) 2014-09-11 2017-03-14 Cirrus Logic, Inc. Systems and methods for reduction of audio artifacts in an audio system with dynamic range enhancement
US9503027B2 (en) 2014-10-27 2016-11-22 Cirrus Logic, Inc. Systems and methods for dynamic range enhancement using an open-loop modulator in parallel with a closed-loop modulator
US9584911B2 (en) 2015-03-27 2017-02-28 Cirrus Logic, Inc. Multichip dynamic range enhancement (DRE) audio processing methods and apparatuses
US9959856B2 (en) 2015-06-15 2018-05-01 Cirrus Logic, Inc. Systems and methods for reducing artifacts and improving performance of a multi-path analog-to-digital converter
US9955254B2 (en) * 2015-11-25 2018-04-24 Cirrus Logic, Inc. Systems and methods for preventing distortion due to supply-based modulation index changes in an audio playback system
US9543975B1 (en) 2015-12-29 2017-01-10 Cirrus Logic, Inc. Multi-path analog front end and analog-to-digital converter for a signal processing system with low-pass filter between paths
US9880802B2 (en) 2016-01-21 2018-01-30 Cirrus Logic, Inc. Systems and methods for reducing audio artifacts from switching between paths of a multi-path signal processing system
US9998826B2 (en) 2016-06-28 2018-06-12 Cirrus Logic, Inc. Optimization of performance and power in audio system
US9813814B1 (en) 2016-08-23 2017-11-07 Cirrus Logic, Inc. Enhancing dynamic range based on spectral content of signal
US9762255B1 (en) 2016-09-19 2017-09-12 Cirrus Logic, Inc. Reconfiguring paths in a multiple path analog-to-digital converter
US9780800B1 (en) 2016-09-19 2017-10-03 Cirrus Logic, Inc. Matching paths in a multiple path analog-to-digital converter
US9929703B1 (en) 2016-09-27 2018-03-27 Cirrus Logic, Inc. Amplifier with configurable final output stage
US9967665B2 (en) 2016-10-05 2018-05-08 Cirrus Logic, Inc. Adaptation of dynamic range enhancement based on noise floor of signal
US10321230B2 (en) 2017-04-07 2019-06-11 Cirrus Logic, Inc. Switching in an audio system with multiple playback paths
US10008992B1 (en) 2017-04-14 2018-06-26 Cirrus Logic, Inc. Switching in amplifier with configurable final output stage
US9917557B1 (en) 2017-04-17 2018-03-13 Cirrus Logic, Inc. Calibration for amplifier with configurable final output stage

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3887875A (en) * 1973-09-07 1975-06-03 Ncr Co Digital signal leveling device
AT347504B (de) * 1975-04-18 1978-12-27 Siemens Ag Oesterreich Einrichtung zur automatischen lautstaerke- regelung
JPS5948447B2 (ja) * 1977-07-20 1984-11-27 ソニー株式会社 信号再生装置の利得補償回路
GB1599401A (en) * 1978-04-18 1981-09-30 Nat Res Dev Input signal level control for communications channels
US4233566A (en) * 1978-10-23 1980-11-11 Technical Audio Products Corporation Distortion free power limiting and clipping prevention circuit
JPS56111311A (en) * 1980-02-07 1981-09-03 Nec Corp Intermediate-frequency amplifying device with function of limiting input amplitude

Also Published As

Publication number Publication date
GB2119189A (en) 1983-11-09
CA1214998A (en) 1986-12-09
FR2521758A1 (fr) 1983-08-19
FR2521758B1 (ko) 1985-02-08
GB8304397D0 (en) 1983-03-23
DE3305662C2 (de) 1995-05-24
JPS58142614A (ja) 1983-08-24
NL8300618A (nl) 1983-09-16
GB2119189B (en) 1985-08-14
KR910002980B1 (ko) 1991-05-11
DE3305662A1 (de) 1983-09-08

Similar Documents

Publication Publication Date Title
KR840003937A (ko) 이득 제어장치
SE8007505L (sv) Apparat for behandling av digitala signaler
NO943189L (no) Demodulator for forbruker-anvendelser
KR840003875A (ko) 디지탈 오디오 디스크장치
JPS5555412A (en) Signal recording and reproducing device
KR840001363A (ko) 광학식 디스크 재생장치
KR840002546A (ko) 정보신호 변환용 회로장치
KR830008294A (ko) 디지탈 신호 처리장치
KR920017032A (ko) 자동 트랙킹 방법
KR830008295A (ko) 시간축 교정 및 일정각속도 턴테이블을 갖는 비데오 디스크 플레이어
JPS529319A (en) Time base error correcting device
KR860008684A (ko) 화상 데이타의 에러 수정방법
KR900702678A (ko) 음성신호 복조회로
JPS5552515A (en) Pcm signal processor
KR980700654A (ko) 채널 신호를 정보 신호로 디코딩하는 장치 및 그 장치가 제공된 재생 장치(Apparatus for decoding a channel signal into an information signal and reproducing arrangement provided with the apparatus)
JPS5799881A (en) Pcm signal transmitter
KR890015602A (ko) 자기 기록 장치
KR910017384A (ko) 콤팩트 디스크 플레이어
JPS558624A (en) Signal recording and reproducing system
JPS5683154A (en) Transmission method for pcm data
JPS5381223A (en) Signal error detecting and correcting system
JPS52131411A (en) Decoding and record control system for picture signal
JPS6444185A (en) Picture processor having time base fluctuation correcting function for picture signal
JPS57185752A (en) Reproduction relay system
KR900000857A (ko) 포커스 제어회로

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20010421

Year of fee payment: 11

LAPS Lapse due to unpaid annual fee