KR20230110649A - 분기 명령어의 유형에 기초한 사전 분기 예측의 선택적수행 - Google Patents

분기 명령어의 유형에 기초한 사전 분기 예측의 선택적수행 Download PDF

Info

Publication number
KR20230110649A
KR20230110649A KR1020237023028A KR20237023028A KR20230110649A KR 20230110649 A KR20230110649 A KR 20230110649A KR 1020237023028 A KR1020237023028 A KR 1020237023028A KR 20237023028 A KR20237023028 A KR 20237023028A KR 20230110649 A KR20230110649 A KR 20230110649A
Authority
KR
South Korea
Prior art keywords
branch
block
instruction
instructions
prediction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
KR1020237023028A
Other languages
English (en)
Korean (ko)
Inventor
마리우스 에버스
아파르나 티아가라얀
아쇼크 티. 벤카타차
Original Assignee
어드밴스드 마이크로 디바이시즈, 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 어드밴스드 마이크로 디바이시즈, 인코포레이티드 filed Critical 어드밴스드 마이크로 디바이시즈, 인코포레이티드
Publication of KR20230110649A publication Critical patent/KR20230110649A/ko
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3842—Speculative instruction execution
    • G06F9/3844—Speculative instruction execution using dynamic branch prediction, e.g. using branch history tables
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
    • G06F9/35—Indirect addressing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
    • G06F9/355—Indexed addressing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3802—Instruction prefetching
    • G06F9/3804—Instruction prefetching for branches, e.g. hedging, branch folding
    • G06F9/3806—Instruction prefetching for branches, e.g. hedging, branch folding using address prediction, e.g. return stack, branch history buffer
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)
KR1020237023028A 2018-06-18 2019-06-13 분기 명령어의 유형에 기초한 사전 분기 예측의 선택적수행 Withdrawn KR20230110649A (ko)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US16/011,010 US10732979B2 (en) 2018-06-18 2018-06-18 Selectively performing ahead branch prediction based on types of branch instructions
US16/011,010 2018-06-18
KR1020217001130A KR102554799B1 (ko) 2018-06-18 2019-06-13 분기 명령어의 유형에 기초한 사전 분기 예측의 선택적 수행
PCT/US2019/036967 WO2019245846A1 (en) 2018-06-18 2019-06-13 Selectively performing ahead branch prediction based on types of branch instructions

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
KR1020217001130A Division KR102554799B1 (ko) 2018-06-18 2019-06-13 분기 명령어의 유형에 기초한 사전 분기 예측의 선택적 수행

Publications (1)

Publication Number Publication Date
KR20230110649A true KR20230110649A (ko) 2023-07-24

Family

ID=68839308

Family Applications (2)

Application Number Title Priority Date Filing Date
KR1020237023028A Withdrawn KR20230110649A (ko) 2018-06-18 2019-06-13 분기 명령어의 유형에 기초한 사전 분기 예측의 선택적수행
KR1020217001130A Active KR102554799B1 (ko) 2018-06-18 2019-06-13 분기 명령어의 유형에 기초한 사전 분기 예측의 선택적 수행

Family Applications After (1)

Application Number Title Priority Date Filing Date
KR1020217001130A Active KR102554799B1 (ko) 2018-06-18 2019-06-13 분기 명령어의 유형에 기초한 사전 분기 예측의 선택적 수행

Country Status (6)

Country Link
US (2) US10732979B2 (https=)
EP (1) EP3807758A4 (https=)
JP (1) JP7160956B2 (https=)
KR (2) KR20230110649A (https=)
CN (1) CN112368677B (https=)
WO (1) WO2019245846A1 (https=)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11086629B2 (en) * 2018-11-09 2021-08-10 Arm Limited Misprediction of predicted taken branches in a data processing apparatus
US10922082B2 (en) * 2019-03-05 2021-02-16 Arm Limited Branch predictor
US11269642B2 (en) * 2019-09-20 2022-03-08 Microsoft Technology Licensing, Llc Dynamic hammock branch training for branch hammock detection in an instruction stream executing in a processor
US11138014B2 (en) * 2020-01-29 2021-10-05 Arm Limited Branch predictor
US11403103B2 (en) * 2020-04-14 2022-08-02 Shanghai Zhaoxin Semiconductor Co., Ltd. Microprocessor with multi-step ahead branch predictor and having a fetch-target queue between the branch predictor and instruction cache
US12153927B2 (en) 2020-06-01 2024-11-26 Advanced Micro Devices, Inc. Merged branch target buffer entries
US20220129763A1 (en) * 2020-10-23 2022-04-28 Intel Corporation High confidence multiple branch offset predictor
US12067399B2 (en) 2022-02-01 2024-08-20 Apple Inc. Conditional instructions prediction
CN116737240B (zh) * 2022-03-02 2024-08-06 腾讯科技（深圳）有限公司 分支预测方法、装置、处理器、介质及设备
KR102781288B1 (ko) * 2022-05-11 2025-03-14 서울시립대학교 산학협력단 명령어를 처리하는 방법 및 이를 위한 프로세서 모듈
CN115934171B (zh) * 2023-01-16 2023-05-16 北京微核芯科技有限公司 为多指令调度分支预测器的方法及装置
US12578965B2 (en) 2023-07-25 2026-03-17 Apple Inc. Biased indirect control transfer prediction
US12450068B2 (en) 2023-07-25 2025-10-21 Apple Inc. Biased conditional instruction prediction

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5574928A (en) * 1993-10-29 1996-11-12 Advanced Micro Devices, Inc. Mixed integer/floating point processor core for a superscalar microprocessor with a plurality of operand buses for transferring operand segments
US5903772A (en) * 1993-10-29 1999-05-11 Advanced Micro Devices, Inc. Plural operand buses of intermediate widths coupling to narrower width integer and wider width floating point superscalar processing core
US5574871A (en) * 1994-01-04 1996-11-12 Intel Corporation Method and apparatus for implementing a set-associative branch target buffer
US5903750A (en) 1996-11-20 1999-05-11 Institute For The Development Of Emerging Architectures, L.L.P. Dynamic branch prediction for branch instructions with multiple targets
US6957327B1 (en) * 1998-12-31 2005-10-18 Stmicroelectronics, Inc. Block-based branch target buffer
US6385719B1 (en) * 1999-06-30 2002-05-07 International Business Machines Corporation Method and apparatus for synchronizing parallel pipelines in a superscalar microprocessor
US6598152B1 (en) * 1999-11-08 2003-07-22 International Business Machines Corporation Increasing the overall prediction accuracy for multi-cycle branch prediction and apparatus by enabling quick recovery
US6910124B1 (en) * 2000-05-02 2005-06-21 International Business Machines Corporation Apparatus and method for recovering a link stack from mis-speculation
US7254693B2 (en) 2004-12-02 2007-08-07 International Business Machines Corporation Selectively prohibiting speculative execution of conditional branch type based on instruction bit
US7844806B2 (en) * 2008-01-31 2010-11-30 Applied Micro Circuits Corporation Global history branch prediction updating responsive to taken branches
US7979675B2 (en) * 2009-02-12 2011-07-12 Via Technologies, Inc. Pipelined microprocessor with fast non-selective correct conditional branch instruction resolution
US8578139B2 (en) 2010-08-05 2013-11-05 Arm Limited Checkpointing long latency instruction as fake branch in branch prediction mechanism
GB2506462B (en) * 2013-03-13 2014-08-13 Imagination Tech Ltd Indirect branch prediction
US9619230B2 (en) 2013-06-28 2017-04-11 International Business Machines Corporation Predictive fetching and decoding for selected instructions
GB2528676B (en) * 2014-07-25 2016-10-26 Imagination Tech Ltd Conditional Branch Prediction Using A Long History
US9715390B2 (en) * 2015-04-19 2017-07-25 Centipede Semi Ltd. Run-time parallelization of code execution based on an approximate register-access specification
US20160350116A1 (en) * 2015-05-29 2016-12-01 Qualcomm Incorporated Mitigating wrong-path effects in branch prediction
US10437597B2 (en) 2015-09-09 2019-10-08 International Business Machines Corporation Silent mode and resource reassignment in branch prediction logic
US10223090B2 (en) 2015-10-23 2019-03-05 Yong-Kyu Jung Branch look-ahead system apparatus and method for branch look-ahead microprocessors
US10664280B2 (en) * 2015-11-09 2020-05-26 MIPS Tech, LLC Fetch ahead branch target buffer
US10592248B2 (en) * 2016-08-30 2020-03-17 Advanced Micro Devices, Inc. Branch target buffer compression

Also Published As

Publication number Publication date
JP2021527892A (ja) 2021-10-14
US11416256B2 (en) 2022-08-16
KR102554799B1 (ko) 2023-07-13
CN112368677A (zh) 2021-02-12
EP3807758A4 (en) 2022-02-23
US10732979B2 (en) 2020-08-04
KR20210011060A (ko) 2021-01-29
US20190384612A1 (en) 2019-12-19
CN112368677B (zh) 2022-07-15
US20210034370A1 (en) 2021-02-04
WO2019245846A1 (en) 2019-12-26
EP3807758A1 (en) 2021-04-21
JP7160956B2 (ja) 2022-10-25

Similar Documents

Publication Publication Date Title
KR102554799B1 (ko) 분기 명령어의 유형에 기초한 사전 분기 예측의 선택적 수행
KR102911257B1 (ko) 예측 실패 복구에 대한 레이턴시를 줄이기 위한 이차적 분기 예측 저장
CN114761922A (zh) 指令高速缓存预取限流
KR20210019584A (ko) 다중 테이블 분기 타겟 버퍼
JP7793552B2 (ja) 命令アドレス変換及び命令プリフェッチエンジン
JP2022500749A (ja) フェッチグループのシーケンスのための分岐予測ユニットへのアクセスの制御
CN114661442B (zh) 处理方法及装置、处理器、电子设备及存储介质
JP2016536665A (ja) 推論的ベクトル演算の実行を制御するためのデータ処理装置及び方法
CN116324715A (zh) 用于分支预测重定向的备用路径
CN112470122B (zh) 具有提前返回预测的分支目标缓冲器
US8443174B2 (en) Processor and method of performing speculative load operations of the processor
KR20240067941A (ko) 예비 디렉토리 항목에 특정 데이터 패턴의 표시 저장
JP4220537B2 (ja) アクセス制御キャッシュ装置及び方法
KR20240067942A (ko) 캐시 라인 수정 억제

Legal Events

Date Code Title Description
A107 Divisional application of patent
PA0104 Divisional application for international application

St.27 status event code: A-0-1-A10-A16-div-PA0104

St.27 status event code: A-0-1-A10-A18-div-PA0104

E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

PC1203 Withdrawal of no request for examination

St.27 status event code: N-1-6-B10-B12-nap-PC1203