KR20030060518A - 통신시스템의 인터리빙 장치 및 방법 - Google Patents
통신시스템의 인터리빙 장치 및 방법 Download PDFInfo
- Publication number
- KR20030060518A KR20030060518A KR1020020001252A KR20020001252A KR20030060518A KR 20030060518 A KR20030060518 A KR 20030060518A KR 1020020001252 A KR1020020001252 A KR 1020020001252A KR 20020001252 A KR20020001252 A KR 20020001252A KR 20030060518 A KR20030060518 A KR 20030060518A
- Authority
- KR
- South Korea
- Prior art keywords
- address
- variable
- interleaver
- size
- read
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/2789—Interleaver providing variable interleaving, e.g. variable block sizes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/2703—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions
- H03M13/271—Row-column interleaver with permutations, e.g. block interleaving with inter-row, inter-column, intra-row or intra-column permutations
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/276—Interleaving address generation
Landscapes
- Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Error Detection And Correction (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
Abstract
Description
순방향기본채널(RS1) | 순방향기본채널(RS2) | 순방향부가채널(RS1) | 순방향부가채널(RS2) | 순방향 공통제어채널 | 순방향동기채널 | 순방향페이징채널 | 순방향전용제어채널 | |
72(bit) | ||||||||
144 | ○(5msec) | ○(5msec) | ○(5msec) | |||||
192 | ○(26.6msec) | |||||||
288 | ||||||||
384 | ||||||||
576 | ○ | ○ | ○ | ○ | ○ | ○ | ○(20msec) | |
1152 | ○ | ○ | ○ | |||||
2304 | ○ | ○ | ||||||
4608 | ○ | ○ | ||||||
9216 | ○ | ○ | ||||||
18432 | ○ | ○ | ||||||
36864 | ○ | ○ |
인터리버크기(N) | N의 이진형태 | j | m | 논리 채널 |
144 | 10010000 | 9(1001) | 4 | 5msec/frame순방향 전용제어채널(5msec/frame)순방향 기본채널/RS2(5msec/frame) |
192 | 1100000 | 3(0011) | 5 | 동기채널(26.22msec/frame) |
576 | 1001000000 | 9(1001) | 6 | 순방향 페이징채널,순방향 공통제어채널순방향 전용제어채널(20msec/frame)순방향 기본채널/RS2순방향 부가채널/RS1 |
1152 | 10010000000 | 9(1001) | 7 | 순방향 기본채널(RS2)순방향 부가채널 |
2304 | 100100000000 | 9(1001) | 8 | 순방향 부가채널 |
4608 | 1001000000000 | 9(1001) | 9 | 순방향 부가채널 |
9216 | 10010000000000 | 9(1001) | 10 | 순방향 부가채널 |
18432 | 100100000000000 | 9(1001) | 11 | 순방향 부가채널 |
36864 | 1001000000000000 | 9(1001) | 12 | 순방향 부가채널 |
1 2 3 4 5 6 7 8 9 1011 12 13 14 15 16 17 18 19 2021 22 23 24 25 26 27 28 29 3031 32 33 34 35 36 37 38 39 4041 42 43 44 45 46 47 48 49 5051 52 53 54 55 56 57 58 59 6061 62 63 64 65 66 67 68 69 7071 72 73 74 75 76 77 78 79 8081 82 83 84 85 86 87 88 89 9091 92 93 94 95 96 97 98 99 100. . . . . . . . . .. . . . . . . . . .. . . . . . . . . .541 542 543 544 545 546 547 548 549 550551 552 553 554 555 556 557 558 559 560561 562 563 564 565 566 567 568 569 570571 572 573 574 575 576 |
1 65 129 193 257 321 385 449 51333 97 161 225 289 353 417 481 54517 81 145 209 273 337 401 465 52949 113 177 241 305 369 433 497 5619 73 137 201 265 329 393 457 52141 105 169 233 297 361 425 489 55325 89 153 217 281 345 409 473 53757 121 185 249 313 377 441 505 5695 69 133 197 261 325 389 453 517… … … … … … … … …… … … … … … … … …16 80 144 208 272 336 400 464 52848 112 176 240 304 368 432 496 56032 96 160 224 288 352 416 480 54464 128 192 256 320 384 448 512 576 |
Claims (4)
- 주어진 인터리버의 사이즈 N이 2mxj보다 크고 2mx(j+1)보다 작은 경우, 상기 2mx(j+1)를 새로운 인터리버 사이즈 N'로 결정하는 과정과,입력 데이터를 메모리에 0번지부터 N-1번지까지 순차로 저장하는 과정과,상기 새로운 인터리버 사이즈 N'를 가지고 부분비트역상순 인터리빙 규칙에 의해 제1 독출 어드레스를 생성하는 과정과,상기 제1독출 어드레스에서 상기 N부터 N'-1까지의 데이터를 독출하기 위한 어드레스를 제거하여 제2독출 어드레스를 생성하는 과정과,상기 제2독출 어드레스를 가지고 상기 메모리로부터 상기 입력 데이터를 독출하는 과정을 포함하는 것을 특징으로 하는 인터리빙 방법.
- 제1항에 있어서, 상기 제1독출 어드레스 생성과정은,상기 새로운 인터리버 사이즈 N'=2m×J'를 만족하는 제1변수 m과 제2변수 j'를 제공하는 과정과,상기 제공되는 상기 제1변수 m 및 제2변수 j'를 가지고 하기 수학식 2에 의해 상기 제1독출 어드레스를 생성하는 생성기로 구성되는 것을 특징으로 하는 인터리빙 방법.여기서 상기 K(0≤K≤N'-1)는 상기 독출 시퀀스를 나타내고, 상기 BRO는 2진수를 비트역상순(bit reversing)하여 십진수를 변환하는 함수임.
- 입력 데이터의 크기 N이 2mxj보다 크고 2mx(j+1)보다 작은 경우, 상기 2mx(j+1)를 새로운 인터리버 사이즈 N'를 결정하고, 상기 새로운 인터리버 사이즈 N'를 가지고 부분비트역상순 인터리빙 규칙에 의해 제1 독출 어드레스를 생성하는 어드레스 생성부와,입력 데이터를 0번지부터 N-1번지까지 순차로 저장하기 위한 메모리와,상기 제1독출 어드레스에서 상기 N부터 N'-1까지의 데이터를 독출하기 위한 어드레스를 제거하여 제2독출 어드레스를 생성하는 삭제부를 포함하며,상기 제2독출 어드레스를 가지고 상기 메모리로부터 상기 입력 데이터를 독출함을 특징으로 하는 인터리빙 장치.
- 제3항에 있어서, 상기 어드레스 생성부는,상기 새로운 인터리버 사이즈 N'=2m×J'를 만족하는 제1변수 m과 제2변수 j'를 제공하는 룩업테이블과,상기 룩업테이블로부터 제공되는 상기 제1변수 m 및 제2변수 j'를 가지고 하기 수학식 3에 의해 상기 제1독출 어드레스를 생성하는 생성기로 구성되는 것을 특징으로 하는 인터리빙 장치.여기서 상기 K(0≤K≤N'-1)는 상기 독출 시퀀스를 나타내고, 상기 BRO는 2진수를 비트역상순(bir reversing)하여 십진수를 변환하는 함수임.
Priority Applications (11)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020020001252A KR100860660B1 (ko) | 2002-01-09 | 2002-01-09 | 통신시스템의 인터리빙 장치 및 방법 |
US10/338,715 US6910110B2 (en) | 2002-01-09 | 2003-01-09 | Interleaving apparatus and method for a communication system |
CA002472952A CA2472952C (en) | 2002-01-09 | 2003-01-09 | Interleaving apparatus and method for a communication system |
RU2004121027/09A RU2274950C2 (ru) | 2002-01-09 | 2003-01-09 | Устройство и способ перемежения для системы связи |
CN200910165162A CN101615915A (zh) | 2002-01-09 | 2003-01-09 | 通信系统的交织设备和方法 |
AU2003202155A AU2003202155B2 (en) | 2002-01-09 | 2003-01-09 | Interleaving apparatus and method for a communication system |
JP2003559023A JP3958745B2 (ja) | 2002-01-09 | 2003-01-09 | 通信システムのインターリービング装置及び方法 |
EP03000524A EP1330040B1 (en) | 2002-01-09 | 2003-01-09 | Interleaving apparatus and method for a communication system |
PCT/KR2003/000033 WO2003058823A1 (en) | 2002-01-09 | 2003-01-09 | Interleaving apparatus and method for a communication system |
BRPI0306689A BRPI0306689B1 (pt) | 2002-01-09 | 2003-01-09 | aparelho e método de intercalação para um sistema de comunicação |
CNB038020777A CN100539443C (zh) | 2002-01-09 | 2003-01-09 | 通信系统的交织设备和方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020020001252A KR100860660B1 (ko) | 2002-01-09 | 2002-01-09 | 통신시스템의 인터리빙 장치 및 방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20030060518A true KR20030060518A (ko) | 2003-07-16 |
KR100860660B1 KR100860660B1 (ko) | 2008-09-26 |
Family
ID=19718325
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020020001252A KR100860660B1 (ko) | 2002-01-09 | 2002-01-09 | 통신시스템의 인터리빙 장치 및 방법 |
Country Status (10)
Country | Link |
---|---|
US (1) | US6910110B2 (ko) |
EP (1) | EP1330040B1 (ko) |
JP (1) | JP3958745B2 (ko) |
KR (1) | KR100860660B1 (ko) |
CN (2) | CN100539443C (ko) |
AU (1) | AU2003202155B2 (ko) |
BR (1) | BRPI0306689B1 (ko) |
CA (1) | CA2472952C (ko) |
RU (1) | RU2274950C2 (ko) |
WO (1) | WO2003058823A1 (ko) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100699491B1 (ko) * | 2005-07-19 | 2007-03-26 | 삼성전자주식회사 | 인터리빙 방법 및 그 장치 |
KR100853497B1 (ko) * | 2004-08-25 | 2008-08-21 | 삼성전자주식회사 | 터보 인터리빙 장치 및 그의 출력주소 발생 방법 |
WO2008156335A2 (en) * | 2007-06-20 | 2008-12-24 | Lg Electronics Inc. | Method of performing interleaving and data transmission apparatus |
Families Citing this family (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100568745C (zh) * | 2002-02-06 | 2009-12-09 | 三星电子株式会社 | 通信系统中的交织器和交织方法 |
US7401207B2 (en) * | 2003-04-25 | 2008-07-15 | International Business Machines Corporation | Apparatus and method for adjusting instruction thread priority in a multi-thread processor |
US7401208B2 (en) * | 2003-04-25 | 2008-07-15 | International Business Machines Corporation | Method and apparatus for randomizing instruction thread interleaving in a multi-thread processor |
US7360062B2 (en) * | 2003-04-25 | 2008-04-15 | International Business Machines Corporation | Method and apparatus for selecting an instruction thread for processing in a multi-thread processor |
US7398446B2 (en) * | 2003-05-29 | 2008-07-08 | Lucent Technologies Inc. | Low power operation of an address interleaver |
US7069398B2 (en) * | 2003-06-20 | 2006-06-27 | Industrial Technology Research Institute | Apparatus and method for de-interleaving the interleaved data in a coded orthogonal frequency division multiplexing receiver |
WO2005052798A1 (en) * | 2003-11-26 | 2005-06-09 | Cygnus Communications Canada Co. | Interleaving memory |
US7415584B2 (en) | 2003-11-26 | 2008-08-19 | Cygnus Communications Canada Co. | Interleaving input sequences to memory |
MX2007001162A (es) * | 2004-07-29 | 2007-07-11 | Qualcomm Inc | Sistema y metodo para intercalacion. |
US9246728B2 (en) | 2004-07-29 | 2016-01-26 | Qualcomm Incorporated | System and method for frequency diversity |
US7167114B2 (en) * | 2004-10-05 | 2007-01-23 | Sony Corporation | Memory efficient interleaving |
KR100762134B1 (ko) | 2004-10-07 | 2007-10-02 | 엘지전자 주식회사 | 블록 인터리빙을 위한 읽기 주소 발생 방법 |
US7543197B2 (en) * | 2004-12-22 | 2009-06-02 | Qualcomm Incorporated | Pruned bit-reversal interleaver |
US9042212B2 (en) | 2005-07-29 | 2015-05-26 | Qualcomm Incorporated | Method and apparatus for communicating network identifiers in a communication system |
US9391751B2 (en) | 2005-07-29 | 2016-07-12 | Qualcomm Incorporated | System and method for frequency diversity |
US7555684B1 (en) * | 2006-01-17 | 2009-06-30 | Xilinx, Inc. | Circuit for and a method of generating an interleaver address |
US20070277064A1 (en) * | 2006-05-02 | 2007-11-29 | Mediatek Inc. | Reconfigurable convolutional interleaver/deinterleaver using minimum amount of memory and an address generator |
US8266508B2 (en) * | 2007-06-08 | 2012-09-11 | Telefonaktiebolaget L M Ericsson (Publ) | Computational efficient convolutional coding with rate matching |
US9712279B2 (en) | 2007-10-04 | 2017-07-18 | Samsung Electronics Co., Ltd. | Method and apparatus for interleaving data in a mobile communication system |
KR101613893B1 (ko) | 2007-10-04 | 2016-04-20 | 삼성전자주식회사 | 이동통신 시스템에서 데이터 인터리빙 방법 및 장치 |
GB2456775B (en) * | 2008-01-22 | 2012-10-31 | Advanced Risc Mach Ltd | Apparatus and method for performing permutation operations on data |
US8127105B2 (en) * | 2008-11-04 | 2012-02-28 | Qualcomm Incorporated | Parallel pruned bit-reversal interleaver |
CN101710850B (zh) | 2008-12-26 | 2013-10-30 | 三星电子株式会社 | 卷积Turbo编码方法及实现编码方法的设备 |
US8572148B1 (en) * | 2009-02-23 | 2013-10-29 | Xilinx, Inc. | Data reorganizer for fourier transformation of parallel data streams |
US8775750B2 (en) | 2009-09-16 | 2014-07-08 | Nec Corporation | Interleaver with parallel address queue arbitration dependent on which queues are empty |
US8527833B2 (en) | 2010-09-13 | 2013-09-03 | Hughes Network Systems, Llc | Method and apparatus for a parameterized interleaver design process |
WO2013187862A1 (en) * | 2012-06-11 | 2013-12-19 | Intel Corporation | A FAST MECHANISM FOR ACCESSING 2n±1 INTERLEAVED MEMORY SYSTEM |
CA3003703C (en) * | 2015-11-10 | 2024-04-16 | Sony Corporation | Data processing apparatus, and data processing method |
CN109474373B (zh) * | 2017-09-08 | 2021-01-29 | 华为技术有限公司 | 交织方法和交织装置 |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6198733B1 (en) * | 1998-03-13 | 2001-03-06 | Lucent Technologies Inc. | Forward-link sync-channel interleaving/de-interleaving for communication systems based on closed-form expressions |
US6466564B1 (en) * | 1998-09-14 | 2002-10-15 | Terayon Communications Systems, Inc. | Two dimensional interleave process for CDMA transmissions of one dimensional timeslot data |
US6304991B1 (en) * | 1998-12-04 | 2001-10-16 | Qualcomm Incorporated | Turbo code interleaver using linear congruential sequence |
KR100306282B1 (ko) * | 1998-12-10 | 2001-11-02 | 윤종용 | 통신시스템의인터리빙/디인터리빙장치및방법 |
KR100346170B1 (ko) * | 1998-12-21 | 2002-11-30 | 삼성전자 주식회사 | 통신시스템의인터리빙/디인터리빙장치및방법 |
KR100350459B1 (ko) * | 1998-12-26 | 2002-12-26 | 삼성전자 주식회사 | 통신시스템의인터리빙/디인터리빙장치및방법 |
US6314534B1 (en) * | 1999-03-31 | 2001-11-06 | Qualcomm Incorporated | Generalized address generation for bit reversed random interleaving |
KR100480286B1 (ko) | 1999-04-02 | 2005-04-06 | 삼성전자주식회사 | 터보 인터리빙 어드레스 발생 장치 및 방법 |
US6854077B2 (en) * | 2000-08-05 | 2005-02-08 | Motorola, Inc. | Apparatus and method for providing turbo code interleaving in a communications system |
KR100430567B1 (ko) * | 2000-10-11 | 2004-05-10 | 한국전자통신연구원 | 주소발생기를 포함한 인터리빙/디인터리빙 수행 장치 및그 방법과 그를 이용한 채널 부호화 시스템 |
EP1330879A2 (en) * | 2000-10-25 | 2003-07-30 | Nokia Corporation | Apparatus, and associated method, for forming a signal exhibiting space-time redundancy |
JP3636708B2 (ja) * | 2001-02-13 | 2005-04-06 | サムスン エレクトロニクス カンパニー リミテッド | 通信システムにおける符号を生成するための装置及び方法 |
KR100724921B1 (ko) * | 2001-02-16 | 2007-06-04 | 삼성전자주식회사 | 통신시스템에서 부호 생성 및 복호 장치 및 방법 |
-
2002
- 2002-01-09 KR KR1020020001252A patent/KR100860660B1/ko active IP Right Grant
-
2003
- 2003-01-09 BR BRPI0306689A patent/BRPI0306689B1/pt active IP Right Grant
- 2003-01-09 JP JP2003559023A patent/JP3958745B2/ja not_active Expired - Lifetime
- 2003-01-09 CN CNB038020777A patent/CN100539443C/zh not_active Expired - Lifetime
- 2003-01-09 EP EP03000524A patent/EP1330040B1/en not_active Expired - Lifetime
- 2003-01-09 US US10/338,715 patent/US6910110B2/en not_active Expired - Lifetime
- 2003-01-09 AU AU2003202155A patent/AU2003202155B2/en not_active Expired
- 2003-01-09 CA CA002472952A patent/CA2472952C/en not_active Expired - Lifetime
- 2003-01-09 CN CN200910165162A patent/CN101615915A/zh active Pending
- 2003-01-09 RU RU2004121027/09A patent/RU2274950C2/ru active
- 2003-01-09 WO PCT/KR2003/000033 patent/WO2003058823A1/en active Application Filing
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100853497B1 (ko) * | 2004-08-25 | 2008-08-21 | 삼성전자주식회사 | 터보 인터리빙 장치 및 그의 출력주소 발생 방법 |
KR100699491B1 (ko) * | 2005-07-19 | 2007-03-26 | 삼성전자주식회사 | 인터리빙 방법 및 그 장치 |
WO2008156335A2 (en) * | 2007-06-20 | 2008-12-24 | Lg Electronics Inc. | Method of performing interleaving and data transmission apparatus |
WO2008156335A3 (en) * | 2007-06-20 | 2009-02-26 | Lg Electronics Inc | Method of performing interleaving and data transmission apparatus |
Also Published As
Publication number | Publication date |
---|---|
US20030149849A1 (en) | 2003-08-07 |
RU2004121027A (ru) | 2005-05-27 |
EP1330040B1 (en) | 2012-10-03 |
JP2005514848A (ja) | 2005-05-19 |
CA2472952C (en) | 2008-04-01 |
CN101615915A (zh) | 2009-12-30 |
BRPI0306689B1 (pt) | 2016-11-16 |
US6910110B2 (en) | 2005-06-21 |
WO2003058823A1 (en) | 2003-07-17 |
AU2003202155A1 (en) | 2003-07-24 |
CN100539443C (zh) | 2009-09-09 |
AU2003202155B2 (en) | 2006-07-06 |
KR100860660B1 (ko) | 2008-09-26 |
JP3958745B2 (ja) | 2007-08-15 |
CA2472952A1 (en) | 2003-07-17 |
CN1615592A (zh) | 2005-05-11 |
BR0306689A (pt) | 2004-12-07 |
EP1330040A3 (en) | 2003-07-30 |
RU2274950C2 (ru) | 2006-04-20 |
EP1330040A2 (en) | 2003-07-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100306282B1 (ko) | 통신시스템의인터리빙/디인터리빙장치및방법 | |
KR20030060518A (ko) | 통신시스템의 인터리빙 장치 및 방법 | |
KR100350459B1 (ko) | 통신시스템의인터리빙/디인터리빙장치및방법 | |
JP3415693B2 (ja) | インターリーブプロセス | |
KR101274394B1 (ko) | 인터리버 메모리 및 디인터리버 메모리용 어드레스 생성기 | |
US6668343B1 (en) | Interleaving/deinterleaving device and method for communication system | |
US7594160B2 (en) | Apparatus and method for receiving signal in a communication system | |
US6182265B1 (en) | Method for encoding a channel using a parallel convolutional encoder | |
KR100430567B1 (ko) | 주소발생기를 포함한 인터리빙/디인터리빙 수행 장치 및그 방법과 그를 이용한 채널 부호화 시스템 | |
US7073012B2 (en) | System and method for interleaving data in a communications device | |
KR20010088148A (ko) | 블록 인터리빙 방법 및 그를 위한 장치 | |
US6687870B1 (en) | Method and apparatus for interleaving for information transmission or storage applications | |
CA2445715C (en) | Interleaving/deinterleaving device and method for communication system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20120830 Year of fee payment: 5 |
|
FPAY | Annual fee payment |
Payment date: 20130829 Year of fee payment: 6 |
|
FPAY | Annual fee payment |
Payment date: 20140828 Year of fee payment: 7 |
|
FPAY | Annual fee payment |
Payment date: 20150828 Year of fee payment: 8 |
|
FPAY | Annual fee payment |
Payment date: 20160830 Year of fee payment: 9 |
|
FPAY | Annual fee payment |
Payment date: 20170830 Year of fee payment: 10 |
|
FPAY | Annual fee payment |
Payment date: 20180830 Year of fee payment: 11 |
|
FPAY | Annual fee payment |
Payment date: 20190829 Year of fee payment: 12 |