KR0143523B1 - A bonding method of bare chip - Google Patents
A bonding method of bare chipInfo
- Publication number
- KR0143523B1 KR0143523B1 KR94037278A KR19940037278A KR0143523B1 KR 0143523 B1 KR0143523 B1 KR 0143523B1 KR 94037278 A KR94037278 A KR 94037278A KR 19940037278 A KR19940037278 A KR 19940037278A KR 0143523 B1 KR0143523 B1 KR 0143523B1
- Authority
- KR
- South Korea
- Prior art keywords
- bonding method
- bare chip
- bare
- chip
- bonding
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/60—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Liquid Crystal (AREA)
- Wire Bonding (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR94037278A KR0143523B1 (en) | 1994-12-27 | 1994-12-27 | A bonding method of bare chip |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR94037278A KR0143523B1 (en) | 1994-12-27 | 1994-12-27 | A bonding method of bare chip |
Publications (2)
Publication Number | Publication Date |
---|---|
KR960026500A KR960026500A (en) | 1996-07-22 |
KR0143523B1 true KR0143523B1 (en) | 1998-08-17 |
Family
ID=19403845
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR94037278A KR0143523B1 (en) | 1994-12-27 | 1994-12-27 | A bonding method of bare chip |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR0143523B1 (en) |
-
1994
- 1994-12-27 KR KR94037278A patent/KR0143523B1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR960026500A (en) | 1996-07-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW378788U (en) | Ultrasonic vibration bonding chip mounter | |
SG48688A1 (en) | Method of manufacturing semiconductor chips for display | |
EP0888673A4 (en) | Method of assigning a device identification | |
GB9713223D0 (en) | Method of fabricating a semiconductor device | |
HUP9802171A3 (en) | Bonding process | |
GB9810238D0 (en) | Method of fabricating a semiconductor device | |
GB2313476B (en) | Method of manufacturing a mosfet | |
PL330953A1 (en) | Method of bonding a lignocellulosic substance | |
GB2331594B (en) | A method of manufacturing a semiconductor device | |
EP0749157A3 (en) | Method of solder bonding | |
GB9626363D0 (en) | A method of manufacturing a semiconductor device | |
EP0743679A3 (en) | Gold wire for chip bonding | |
TW346244U (en) | Wire bonding apparatus | |
GB2330692B (en) | Method of fabricating a semiconductor device | |
GB2294899B (en) | Method of manufacturing a smartcard | |
GB2323967B (en) | Method of forming a semiconductor device | |
TW347148U (en) | Capillary for a wire bonding apparatus | |
GB2320805B (en) | Method of fabricating a semiconductor device | |
KR0143523B1 (en) | A bonding method of bare chip | |
GB2310759B (en) | Method of manufacturing a semiconductor device | |
GB9704055D0 (en) | Method of manufacturing a semiconductor device | |
GB9824981D0 (en) | Method of forming a semiconductor device | |
GB2283975B (en) | Method of forming adhesive bond | |
GB2313477B (en) | Method of manufacturing a semiconductor device | |
GB9612941D0 (en) | Method of manufacturing a semi-conductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20060323 Year of fee payment: 9 |
|
LAPS | Lapse due to unpaid annual fee |