JPWO2024090288A5 - - Google Patents

Download PDF

Info

Publication number
JPWO2024090288A5
JPWO2024090288A5 JP2024552989A JP2024552989A JPWO2024090288A5 JP WO2024090288 A5 JPWO2024090288 A5 JP WO2024090288A5 JP 2024552989 A JP2024552989 A JP 2024552989A JP 2024552989 A JP2024552989 A JP 2024552989A JP WO2024090288 A5 JPWO2024090288 A5 JP WO2024090288A5
Authority
JP
Japan
Prior art keywords
chips
control unit
external
control
internal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2024552989A
Other languages
English (en)
Japanese (ja)
Other versions
JPWO2024090288A1 (https=
Filing date
Publication date
Application filed filed Critical
Priority claimed from PCT/JP2023/037522 external-priority patent/WO2024090288A1/ja
Publication of JPWO2024090288A1 publication Critical patent/JPWO2024090288A1/ja
Publication of JPWO2024090288A5 publication Critical patent/JPWO2024090288A5/ja
Pending legal-status Critical Current

Links

JP2024552989A 2022-10-27 2023-10-17 Pending JPWO2024090288A1 (https=)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2022172447 2022-10-27
PCT/JP2023/037522 WO2024090288A1 (ja) 2022-10-27 2023-10-17 Central Brain制御の冗長設定

Publications (2)

Publication Number Publication Date
JPWO2024090288A1 JPWO2024090288A1 (https=) 2024-05-02
JPWO2024090288A5 true JPWO2024090288A5 (https=) 2025-07-03

Family

ID=90830693

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2024552989A Pending JPWO2024090288A1 (https=) 2022-10-27 2023-10-17

Country Status (4)

Country Link
EP (1) EP4610825A4 (https=)
JP (1) JPWO2024090288A1 (https=)
CN (1) CN120112893A (https=)
WO (1) WO2024090288A1 (https=)

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005259023A (ja) * 2004-03-15 2005-09-22 Denso Corp 車両制御システム
JP6535572B2 (ja) * 2015-10-26 2019-06-26 日立オートモティブシステムズ株式会社 車両制御装置、車両制御システム
JP7225948B2 (ja) * 2019-03-11 2023-02-21 株式会社オートネットワーク技術研究所 代替装置、代替制御プログラム及び代替方法
JP7053740B2 (ja) 2020-08-20 2022-04-12 ソフトバンク株式会社 移動体、通信システム、通信制御方法及びプログラム
US11214271B1 (en) * 2021-03-10 2022-01-04 Aurora Operations, Inc. Control system interface for autonomous vehicle

Similar Documents

Publication Publication Date Title
Paolieri et al. An analyzable memory controller for hard real-time CMPs
JP2010532905A5 (https=)
JP2012522306A5 (https=)
Li et al. STT-RAM based energy-efficiency hybrid cache for CMPs
JP2019111055A5 (https=)
WO2009090541A3 (en) Co-processor for stream data processing
WO2011156746A3 (en) Systems and methods for rapid processing and storage of data
JP2012522320A5 (https=)
CN102609312A (zh) 基于公平性考虑的短作业优先内存请求调度方法
JP2012150583A5 (https=)
JPWO2024090288A5 (https=)
JP2012232198A5 (https=)
WO2007008519A3 (en) Active element machine computation
CN103116526B (zh) 高性能异构并行计算机的最大功耗控制方法
US20140146060A1 (en) Power management method for graphic processing unit and system thereof
IL257898A (en) Exception handling
JP2016067949A5 (ja) 情報処理装置及びプログラム
Mittal et al. AYUSH: Extending lifetime of SRAM-NVM way-based hybrid caches using wear-leveling
CN206282909U (zh) 电池包
JP6365387B2 (ja) 電子制御装置
JP2012232197A5 (https=)
Sharma et al. Evaluating compute in memory architectures for matrix multiplication: A dataflow-centric perspective
Jia et al. Combine thread with memory scheduling for maximizing performance in multi-core systems
JP2024072195A5 (https=)
JP6771272B2 (ja) 車載電子制御装置及びスタック使用方法