JPWO2023102154A5 - - Google Patents
Info
- Publication number
- JPWO2023102154A5 JPWO2023102154A5 JP2024533008A JP2024533008A JPWO2023102154A5 JP WO2023102154 A5 JPWO2023102154 A5 JP WO2023102154A5 JP 2024533008 A JP2024533008 A JP 2024533008A JP 2024533008 A JP2024533008 A JP 2024533008A JP WO2023102154 A5 JPWO2023102154 A5 JP WO2023102154A5
- Authority
- JP
- Japan
- Prior art keywords
- output
- calibration
- dtc
- code
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US17/541,781 | 2021-12-03 | ||
| US17/541,781 US11843392B2 (en) | 2021-12-03 | 2021-12-03 | Systems and methods for online gain calibration of digital-to-time converters |
| PCT/US2022/051601 WO2023102154A1 (en) | 2021-12-03 | 2022-12-02 | Systems and methods for online gain calibration of digital-to-time converters |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2024541743A JP2024541743A (ja) | 2024-11-11 |
| JP2024541743A5 JP2024541743A5 (https=) | 2025-12-04 |
| JPWO2023102154A5 true JPWO2023102154A5 (https=) | 2025-12-04 |
Family
ID=84943206
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2024533008A Pending JP2024541743A (ja) | 2021-12-03 | 2022-12-02 | デジタル時間コンバータのオンライン利得較正のためのシステム及び方法 |
Country Status (5)
| Country | Link |
|---|---|
| US (3) | US11843392B2 (https=) |
| EP (1) | EP4441897A1 (https=) |
| JP (1) | JP2024541743A (https=) |
| CN (1) | CN118318395A (https=) |
| WO (1) | WO2023102154A1 (https=) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US12278643B2 (en) * | 2021-09-22 | 2025-04-15 | Intel Corporation | Calibration for DTC fractional frequency synthesis |
| US11843392B2 (en) * | 2021-12-03 | 2023-12-12 | Texas Instruments Incorporated | Systems and methods for online gain calibration of digital-to-time converters |
| US12147201B2 (en) * | 2022-11-17 | 2024-11-19 | Cisco Technology, Inc. | Segmented digital-to-time converter |
| US20250323648A1 (en) * | 2024-04-10 | 2025-10-16 | Shaoxing Yuanfang Semiconductor Co., Ltd. | Gain calibration of digital-to-time converter (dtc) used in fractional frequency dividers |
Family Cites Families (22)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7292618B2 (en) * | 2005-05-10 | 2007-11-06 | Texas Instruments Incorporated | Fast hopping frequency synthesizer using an all digital phased locked loop (ADPLL) |
| US7813462B2 (en) * | 2005-10-19 | 2010-10-12 | Texas Instruments Incorporated | Method of defining semiconductor fabrication process utilizing transistor inverter delay period |
| US8830001B2 (en) * | 2007-06-22 | 2014-09-09 | Texas Instruments Incorporated | Low power all digital PLL architecture |
| US8193866B2 (en) * | 2007-10-16 | 2012-06-05 | Mediatek Inc. | All-digital phase-locked loop |
| US8045669B2 (en) * | 2007-11-29 | 2011-10-25 | Qualcomm Incorporated | Digital phase-locked loop operating based on fractional input and output phases |
| US8497716B2 (en) * | 2011-08-05 | 2013-07-30 | Qualcomm Incorporated | Phase locked loop with phase correction in the feedback loop |
| US9071304B2 (en) * | 2013-08-16 | 2015-06-30 | Intel IP Corporation | Digital-to-time converter and methods for generating phase-modulated signals |
| US9209958B1 (en) * | 2014-06-30 | 2015-12-08 | Intel Corporation | Segmented digital-to-time converter calibration |
| WO2016029058A1 (en) * | 2014-08-20 | 2016-02-25 | Zaretsky, Howard | Fractional-n frequency synthesizer incorporating cyclic digital-to-time and time -to-digital circuit pair |
| US9379719B1 (en) * | 2015-03-31 | 2016-06-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Phase locked loop device |
| US9531394B1 (en) * | 2015-06-22 | 2016-12-27 | Silicon Laboratories Inc. | Calibration of digital-to-time converter |
| US9520890B1 (en) * | 2015-12-23 | 2016-12-13 | Intel IP Corporation | Dual digital to time converter (DTC) based differential correlated double sampling DTC calibration |
| US9678481B1 (en) * | 2016-06-17 | 2017-06-13 | Integrated Device Technologies, Inc. | Fractional divider using a calibrated digital-to-time converter |
| US9791834B1 (en) * | 2016-12-28 | 2017-10-17 | Intel Corporation | Fast digital to time converter linearity calibration to improve clock jitter performance |
| KR102527388B1 (ko) * | 2018-04-06 | 2023-04-28 | 삼성전자주식회사 | 디지털-타임 컨버터 회로를 포함하는 위상 고정 루프 회로, 클럭 신호 생성기 및 이의 동작 방법 |
| US10693482B2 (en) * | 2018-06-27 | 2020-06-23 | Silicon Laboratories Inc. | Time-to-voltage converter with extended output range |
| US10459407B1 (en) * | 2018-06-29 | 2019-10-29 | Intel Corporation | DTC based carrier shift—online calibration |
| US10495407B1 (en) * | 2018-11-05 | 2019-12-03 | RailScales LLC | Panel attachable to a firearm |
| US10594329B1 (en) * | 2018-12-07 | 2020-03-17 | Si-Ware Systems S.A.E. | Adaptive non-linearity identification and compensation using orthogonal functions in a mixed signal circuit |
| US11223362B2 (en) * | 2020-05-14 | 2022-01-11 | Mediatek Inc. | Phase-locked loop circuit and digital-to-time convertor error cancelation method thereof |
| US11271584B2 (en) * | 2020-07-08 | 2022-03-08 | Korean Advanced Institute Of Science And Technology | Integrated circuit, electronic device including the same, and operating method thereof |
| US11843392B2 (en) * | 2021-12-03 | 2023-12-12 | Texas Instruments Incorporated | Systems and methods for online gain calibration of digital-to-time converters |
-
2021
- 2021-12-03 US US17/541,781 patent/US11843392B2/en active Active
-
2022
- 2022-12-02 WO PCT/US2022/051601 patent/WO2023102154A1/en not_active Ceased
- 2022-12-02 EP EP22843553.3A patent/EP4441897A1/en active Pending
- 2022-12-02 CN CN202280078777.2A patent/CN118318395A/zh active Pending
- 2022-12-02 JP JP2024533008A patent/JP2024541743A/ja active Pending
-
2023
- 2023-12-11 US US18/534,861 patent/US12375094B2/en active Active
-
2025
- 2025-07-02 US US19/257,581 patent/US20250337427A1/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10003353B2 (en) | Time-based delay line analog comparator | |
| US5006851A (en) | Analog-to-digital converting system | |
| US6526106B1 (en) | Synchronous circuit controller for controlling data transmission between asynchrous circuit | |
| US5177697A (en) | Autozeroing apparatus and method for a computerized tomography data acquisition system | |
| CN115940951A (zh) | 模数转换器的校准方法 | |
| JPWO2023102154A5 (https=) | ||
| CN115694488A (zh) | 可用于信号转换器的控制电路与校正方法 | |
| CN113437974B (zh) | 单斜坡模数转换器校准方法及系统 | |
| CN218099369U (zh) | 相位检测系统和功率检测系统 | |
| US20050156553A1 (en) | Method and apparatus to process an analog encoder signal | |
| US10921164B2 (en) | Integrated electronic device including a full scale adjustment stage for signals supplied by a MEMS sensor | |
| US20130142285A1 (en) | Majority detector apparatus, systems, and methods | |
| TWI679399B (zh) | 晶片內建曲率校正架構及其方法 | |
| JP3265286B2 (ja) | A/d変換器のテスト装置 | |
| US7146518B2 (en) | Filter circuit with automatic adjustment of cutoff frequency via average signal values | |
| CN114726349B (zh) | 一种相位校准电路结构 | |
| CN119135171B (zh) | 多通道模数转换器孔径延迟的校准电路及方法 | |
| JPH10339673A (ja) | 圧力センサ装置 | |
| CN211264300U (zh) | 一种服务器及其vr芯片的电能计算电路 | |
| JP2607113B2 (ja) | A/d変換方法 | |
| CN119483595A (zh) | 时间交错模数转换器的数字校准系统及方法 | |
| JPH10200428A (ja) | C/n比測定装置 | |
| JPS63302637A (ja) | 誤り率測定装置 | |
| US6223325B1 (en) | Peak error detector | |
| JPS642249B2 (https=) |