JPWO2019245846A5 - - Google Patents
Download PDFInfo
- Publication number
- JPWO2019245846A5 JPWO2019245846A5 JP2020570692A JP2020570692A JPWO2019245846A5 JP WO2019245846 A5 JPWO2019245846 A5 JP WO2019245846A5 JP 2020570692 A JP2020570692 A JP 2020570692A JP 2020570692 A JP2020570692 A JP 2020570692A JP WO2019245846 A5 JPWO2019245846 A5 JP WO2019245846A5
- Authority
- JP
- Japan
- Prior art keywords
- branch
- block
- instruction
- branch instruction
- result
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 claims 10
- 238000011010 flushing procedure Methods 0.000 claims 5
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US16/011,010 US10732979B2 (en) | 2018-06-18 | 2018-06-18 | Selectively performing ahead branch prediction based on types of branch instructions |
| US16/011,010 | 2018-06-18 | ||
| PCT/US2019/036967 WO2019245846A1 (en) | 2018-06-18 | 2019-06-13 | Selectively performing ahead branch prediction based on types of branch instructions |
Publications (4)
| Publication Number | Publication Date |
|---|---|
| JP2021527892A JP2021527892A (ja) | 2021-10-14 |
| JPWO2019245846A5 true JPWO2019245846A5 (https=) | 2022-06-21 |
| JP2021527892A5 JP2021527892A5 (https=) | 2022-06-21 |
| JP7160956B2 JP7160956B2 (ja) | 2022-10-25 |
Family
ID=68839308
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2020570692A Active JP7160956B2 (ja) | 2018-06-18 | 2019-06-13 | 分岐命令のタイプに基づく先行分岐予測の選択的実行 |
Country Status (6)
| Country | Link |
|---|---|
| US (2) | US10732979B2 (https=) |
| EP (1) | EP3807758A4 (https=) |
| JP (1) | JP7160956B2 (https=) |
| KR (2) | KR20230110649A (https=) |
| CN (1) | CN112368677B (https=) |
| WO (1) | WO2019245846A1 (https=) |
Families Citing this family (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US11086629B2 (en) * | 2018-11-09 | 2021-08-10 | Arm Limited | Misprediction of predicted taken branches in a data processing apparatus |
| US10922082B2 (en) * | 2019-03-05 | 2021-02-16 | Arm Limited | Branch predictor |
| US11269642B2 (en) * | 2019-09-20 | 2022-03-08 | Microsoft Technology Licensing, Llc | Dynamic hammock branch training for branch hammock detection in an instruction stream executing in a processor |
| US11138014B2 (en) * | 2020-01-29 | 2021-10-05 | Arm Limited | Branch predictor |
| US11403103B2 (en) * | 2020-04-14 | 2022-08-02 | Shanghai Zhaoxin Semiconductor Co., Ltd. | Microprocessor with multi-step ahead branch predictor and having a fetch-target queue between the branch predictor and instruction cache |
| US12153927B2 (en) | 2020-06-01 | 2024-11-26 | Advanced Micro Devices, Inc. | Merged branch target buffer entries |
| US20220129763A1 (en) * | 2020-10-23 | 2022-04-28 | Intel Corporation | High confidence multiple branch offset predictor |
| US12067399B2 (en) | 2022-02-01 | 2024-08-20 | Apple Inc. | Conditional instructions prediction |
| CN116737240B (zh) * | 2022-03-02 | 2024-08-06 | 腾讯科技（深圳）有限公司 | 分支预测方法、装置、处理器、介质及设备 |
| KR102781288B1 (ko) * | 2022-05-11 | 2025-03-14 | 서울시립대학교 산학협력단 | 명령어를 처리하는 방법 및 이를 위한 프로세서 모듈 |
| CN115934171B (zh) * | 2023-01-16 | 2023-05-16 | 北京微核芯科技有限公司 | 为多指令调度分支预测器的方法及装置 |
| US12578965B2 (en) | 2023-07-25 | 2026-03-17 | Apple Inc. | Biased indirect control transfer prediction |
| US12450068B2 (en) | 2023-07-25 | 2025-10-21 | Apple Inc. | Biased conditional instruction prediction |
Family Cites Families (21)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5574928A (en) * | 1993-10-29 | 1996-11-12 | Advanced Micro Devices, Inc. | Mixed integer/floating point processor core for a superscalar microprocessor with a plurality of operand buses for transferring operand segments |
| US5903772A (en) * | 1993-10-29 | 1999-05-11 | Advanced Micro Devices, Inc. | Plural operand buses of intermediate widths coupling to narrower width integer and wider width floating point superscalar processing core |
| US5574871A (en) * | 1994-01-04 | 1996-11-12 | Intel Corporation | Method and apparatus for implementing a set-associative branch target buffer |
| US5903750A (en) | 1996-11-20 | 1999-05-11 | Institute For The Development Of Emerging Architectures, L.L.P. | Dynamic branch prediction for branch instructions with multiple targets |
| US6957327B1 (en) * | 1998-12-31 | 2005-10-18 | Stmicroelectronics, Inc. | Block-based branch target buffer |
| US6385719B1 (en) * | 1999-06-30 | 2002-05-07 | International Business Machines Corporation | Method and apparatus for synchronizing parallel pipelines in a superscalar microprocessor |
| US6598152B1 (en) * | 1999-11-08 | 2003-07-22 | International Business Machines Corporation | Increasing the overall prediction accuracy for multi-cycle branch prediction and apparatus by enabling quick recovery |
| US6910124B1 (en) * | 2000-05-02 | 2005-06-21 | International Business Machines Corporation | Apparatus and method for recovering a link stack from mis-speculation |
| US7254693B2 (en) | 2004-12-02 | 2007-08-07 | International Business Machines Corporation | Selectively prohibiting speculative execution of conditional branch type based on instruction bit |
| US7844806B2 (en) * | 2008-01-31 | 2010-11-30 | Applied Micro Circuits Corporation | Global history branch prediction updating responsive to taken branches |
| US7979675B2 (en) * | 2009-02-12 | 2011-07-12 | Via Technologies, Inc. | Pipelined microprocessor with fast non-selective correct conditional branch instruction resolution |
| US8578139B2 (en) | 2010-08-05 | 2013-11-05 | Arm Limited | Checkpointing long latency instruction as fake branch in branch prediction mechanism |
| GB2506462B (en) * | 2013-03-13 | 2014-08-13 | Imagination Tech Ltd | Indirect branch prediction |
| US9619230B2 (en) | 2013-06-28 | 2017-04-11 | International Business Machines Corporation | Predictive fetching and decoding for selected instructions |
| GB2528676B (en) * | 2014-07-25 | 2016-10-26 | Imagination Tech Ltd | Conditional Branch Prediction Using A Long History |
| US9715390B2 (en) * | 2015-04-19 | 2017-07-25 | Centipede Semi Ltd. | Run-time parallelization of code execution based on an approximate register-access specification |
| US20160350116A1 (en) * | 2015-05-29 | 2016-12-01 | Qualcomm Incorporated | Mitigating wrong-path effects in branch prediction |
| US10437597B2 (en) | 2015-09-09 | 2019-10-08 | International Business Machines Corporation | Silent mode and resource reassignment in branch prediction logic |
| US10223090B2 (en) | 2015-10-23 | 2019-03-05 | Yong-Kyu Jung | Branch look-ahead system apparatus and method for branch look-ahead microprocessors |
| US10664280B2 (en) * | 2015-11-09 | 2020-05-26 | MIPS Tech, LLC | Fetch ahead branch target buffer |
| US10592248B2 (en) * | 2016-08-30 | 2020-03-17 | Advanced Micro Devices, Inc. | Branch target buffer compression |
-
2018
- 2018-06-18 US US16/011,010 patent/US10732979B2/en active Active
-
2019
- 2019-06-13 EP EP19821967.7A patent/EP3807758A4/en active Pending
- 2019-06-13 JP JP2020570692A patent/JP7160956B2/ja active Active
- 2019-06-13 WO PCT/US2019/036967 patent/WO2019245846A1/en not_active Ceased
- 2019-06-13 CN CN201980044597.0A patent/CN112368677B/zh active Active
- 2019-06-13 KR KR1020237023028A patent/KR20230110649A/ko not_active Withdrawn
- 2019-06-13 KR KR1020217001130A patent/KR102554799B1/ko active Active
-
2020
- 2020-07-31 US US16/945,275 patent/US11416256B2/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2021527892A5 (https=) | ||
| CN1302376C (zh) | 利用第二级分支预测表的分支预测的方法和设备 | |
| JP6796468B2 (ja) | 分岐予測器 | |
| US7783869B2 (en) | Accessing branch predictions ahead of instruction fetching | |
| KR102077753B1 (ko) | 레벨 1 명령 캐시 및 분기 예측 유닛에서의 대역폭 증가 | |
| US5987595A (en) | Method and apparatus for predicting when load instructions can be executed out-of order | |
| US11687343B2 (en) | Data processing apparatus and method for providing candidate prediction entries | |
| US10613869B2 (en) | Branch target address provision | |
| JPWO2019245846A5 (https=) | ||
| US11379239B2 (en) | Apparatus and method for making predictions for instruction flow changing instructions | |
| EP2936323B1 (en) | Speculative addressing using a virtual address-to-physical address page crossing buffer | |
| KR20220106212A (ko) | 명령어 캐시 프리페치 스로틀 | |
| JP2009536770A (ja) | ブロックに基づく分岐先アドレスキャッシュ | |
| JP2007207246A (ja) | 命令ラインのための自己プリフェッチｌ２キャッシュ機構 | |
| KR20080095253A (ko) | 변환 색인 버퍼 조작 | |
| US6581138B2 (en) | Branch-prediction driven instruction prefetch | |
| US10747540B2 (en) | Hybrid lookahead branch target cache | |
| JP5415268B2 (ja) | 分岐先アドレスキャッシュにおけるルックアップの低減方法および装置 | |
| US9158696B2 (en) | Hiding instruction cache miss latency by running tag lookups ahead of the instruction accesses | |
| KR970076253A (ko) | 데이타 프로세싱 시스템 및 브랜치 인스트럭션의 결과 예측 방법 | |
| KR20210058812A (ko) | 소스 오퍼랜드 값들의 예측, 및 명령들의 최적화 처리의 장치 및 방법 | |
| US9778934B2 (en) | Power efficient pattern history table fetch in branch predictor | |
| US11029959B2 (en) | Branch target look up suppression | |
| US6532534B1 (en) | Information processing apparatus provided with branch history with plurality of designation ways | |
| US11204771B2 (en) | Methods and apparatus for handling processor load instructions |