JPS6457654A - Semiconductor device - Google Patents

Semiconductor device

Info

Publication number
JPS6457654A
JPS6457654A JP21315187A JP21315187A JPS6457654A JP S6457654 A JPS6457654 A JP S6457654A JP 21315187 A JP21315187 A JP 21315187A JP 21315187 A JP21315187 A JP 21315187A JP S6457654 A JPS6457654 A JP S6457654A
Authority
JP
Japan
Prior art keywords
type
high concentration
mos transistor
transistor
formed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP21315187A
Inventor
Keiichiro Shimizu
Original Assignee
Matsushita Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electronics Corp filed Critical Matsushita Electronics Corp
Priority to JP21315187A priority Critical patent/JPS6457654A/en
Publication of JPS6457654A publication Critical patent/JPS6457654A/en
Application status is Pending legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/06Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/0611Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
    • H01L27/0617Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
    • H01L27/0623Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with bipolar transistors

Abstract

PURPOSE:To reduce sufficiently the current amplification factor of a parasitic transistor, by forming an N-type or P-type high concentration semiconductor region having diffusion depth deeper than the wells of an N-type and a P-type MOS transistors, in the boundary part between the forming region of the N-type MOS transistor and that of the P-type MOS transistor. CONSTITUTION:In a semiconductor device of Bi-CMOS structure in which a bipolar transistor and a CMOS transistor are formed at the same time, an N-type or P-type high concentration semiconductor region 6 having diffusion depth deeper than the wells 4, 5 of an N-type transistor and P-type transistors is formed, in the boundary part between the forming region of the N-type MOS transistor and that of the P-type MOS transistor. For example, after an N-type high concentration buried layer 2 and a P-type high concentration buries layer 3 are formed in a P-type silicon substrate 1, N-type epitaxial growth is performed, and the P-well or both of the P and N-wells are diffused to form the P-type substrate 4 of an N-type MOS transistor and the N-type substrate 5 of an P-MOS transistor. Then the N-type high concentration semiconductor region 6 is formed reaching the N-type high concentration buried layer 2.
JP21315187A 1987-08-28 1987-08-28 Semiconductor device Pending JPS6457654A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP21315187A JPS6457654A (en) 1987-08-28 1987-08-28 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21315187A JPS6457654A (en) 1987-08-28 1987-08-28 Semiconductor device

Publications (1)

Publication Number Publication Date
JPS6457654A true JPS6457654A (en) 1989-03-03

Family

ID=16634414

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21315187A Pending JPS6457654A (en) 1987-08-28 1987-08-28 Semiconductor device

Country Status (1)

Country Link
JP (1) JPS6457654A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5091760A (en) * 1989-04-14 1992-02-25 Kabushiki Kaisha Toshiba Semiconductor device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5091760A (en) * 1989-04-14 1992-02-25 Kabushiki Kaisha Toshiba Semiconductor device
US5340751A (en) * 1989-04-14 1994-08-23 Kabushiki Kaisha Toshiba Method of manufacturing a BiMOS device

Similar Documents

Publication Publication Date Title
GB1270170A (en) Improvements relating to transistors
US6225181B1 (en) Trench isolated bipolar transistor structure integrated with CMOS technology
JPS62119958A (en) Semiconductor device
JPH0324758A (en) Excellent hybrid integrated device with complementary ldmos power transistor, cmos and longitudinal pnp integrated structure having excellent capability of withstanding relatively higher supply voltage
JPS5546504A (en) Semiconductor device
US4997782A (en) Fabrication of CMOS integrated devices with reduced gate length and lightly doped drain
JPH03201474A (en) Fabrication of vertical bipolar transistor and high voltage cmos in single integrated circuit chip
US5047357A (en) Method for forming emitters in a BiCMOS process
US5268312A (en) Method of forming isolated wells in the fabrication of BiCMOS devices
JPS632370A (en) Semiconductor device
JPH02164062A (en) Manufacture of cmos semiconductor device
JPH022665A (en) Integrated semiconductor device and its manufacture
GB1278281A (en) Field effect transistors for integrated circuits and methods of manufacture
JPS62277745A (en) Semiconductor integrated circuit
GB1470211A (en) Semiconductor devices
EP1335425A4 (en) Semiconductor device and its production method
JPH0410562A (en) Manufacture of bicmos semiconductor integrated circuit
JPH03161964A (en) Compound type integrated circuit element
JPS61287159A (en) Manufacture of bi-cmos semiconductor ic device
US5150184A (en) Method for forming emitters in a BiCMOS process
EP1473774A4 (en) Semiconductor device and its manufacturing method
JPH04239760A (en) Manufacture of semiconductor device
JPH01147829A (en) Manufacture of semiconductor device
TW445636B (en) Method for manufacturing BiCMOS
JPH0482268A (en) Semiconductor device