JPS644215B2 - - Google Patents

Info

Publication number
JPS644215B2
JPS644215B2 JP55105880A JP10588080A JPS644215B2 JP S644215 B2 JPS644215 B2 JP S644215B2 JP 55105880 A JP55105880 A JP 55105880A JP 10588080 A JP10588080 A JP 10588080A JP S644215 B2 JPS644215 B2 JP S644215B2
Authority
JP
Japan
Prior art keywords
flag
request
key
register
main memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55105880A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5733494A (en
Inventor
Satoshi Koga
Keiichiro Uchida
Hiroshi Tamura
Mikio Ito
Naoaki Kasuya
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP10588080A priority Critical patent/JPS5733494A/ja
Publication of JPS5733494A publication Critical patent/JPS5733494A/ja
Publication of JPS644215B2 publication Critical patent/JPS644215B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14—Protection against unauthorised use of memory or access to memory
    • G06F12/1458—Protection against unauthorised use of memory or access to memory by checking the subject access rights
    • G06F12/1466—Key-lock mechanism

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Storage Device Security (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP10588080A 1980-07-31 1980-07-31 Key control system of main storage Granted JPS5733494A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10588080A JPS5733494A (en) 1980-07-31 1980-07-31 Key control system of main storage

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10588080A JPS5733494A (en) 1980-07-31 1980-07-31 Key control system of main storage

Publications (2)

Publication Number Publication Date
JPS5733494A JPS5733494A (en) 1982-02-23
JPS644215B2 true JPS644215B2 (enrdf_load_stackoverflow) 1989-01-25

Family

ID=14419240

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10588080A Granted JPS5733494A (en) 1980-07-31 1980-07-31 Key control system of main storage

Country Status (1)

Country Link
JP (1) JPS5733494A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS5733494A (en) 1982-02-23

Similar Documents

Publication Publication Date Title
US6490649B2 (en) Memory device
US5237460A (en) Storage of compressed data on random access storage devices
EP2306321A1 (en) Increasing memory performance in flash memory devices by performing simultaneous write operation to multiple devices
JP2003512670A (ja) 連結リストｄｍａ記述子アーキテクチャ
EP0897579B1 (en) Memory device
JP2006512657A (ja) メモリ・コントローラおよびメモリに書き込む方法
KR20210027625A (ko) 데이터 저장장치의 주소 맵핑 테이블 운용 방법
US6700582B2 (en) Method and system for buffer management
JPH09167495A (ja) データ記憶ユニット及び該ユニットを用いたデータ記憶装置
KR20050076156A (ko) 플래시 메모리의 데이터 복구 장치 및 방법
JPS644215B2 (enrdf_load_stackoverflow)
US4031514A (en) Addressing system in an information processor
EP0490239A2 (en) Storage of compressed data on random access storage devices
US9430379B1 (en) Dynamic random access memory controller
EP0787326B1 (en) System and method for processing of memory data and communication system comprising such system
KR100259073B1 (ko) 플래쉬 메모리의 오류 처리 장치
JPS6125168B2 (enrdf_load_stackoverflow)
JPH06266618A (ja) エラー訂正・検出機能付きの主記憶コントローラを備えた情報処理装置
JP2533958B2 (ja) デ―タ先行セット装置
JP2507399B2 (ja) デ―タベ―ス装置
JPH0370260B2 (enrdf_load_stackoverflow)
JPH0431939A (ja) 外部記憶装置
JPH0670785B2 (ja) ポインタ動的制御によるバツフアメモリ拡張方法
JPH01119843A (ja) アドレス変換装置
JPS6047626B2 (ja) デ−タ・バッファ制御方式