Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filedfiledCritical
Priority to JP12189487UpriorityCriticalpatent/JPS6426856U/ja
Publication of JPS6426856UpublicationCriticalpatent/JPS6426856U/ja
H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
H—ELECTRICITY
H01—ELECTRIC ELEMENTS
H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
H01L2924/10—Details of semiconductor or other solid state devices to be connected
H01L2924/1015—Shape
H01L2924/10155—Shape being other than a cuboid
H01L2924/10158—Shape being other than a cuboid at the passive surface
