JPS63195752U - - Google Patents

Info

Publication number
JPS63195752U
JPS63195752U JP1987087251U JP8725187U JPS63195752U JP S63195752 U JPS63195752 U JP S63195752U JP 1987087251 U JP1987087251 U JP 1987087251U JP 8725187 U JP8725187 U JP 8725187U JP S63195752 U JPS63195752 U JP S63195752U
Authority
JP
Japan
Prior art keywords
integrated circuit
semiconductor integrated
lead frame
circuit chip
mount part
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1987087251U
Other languages
English (en)
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1987087251U priority Critical patent/JPS63195752U/ja
Publication of JPS63195752U publication Critical patent/JPS63195752U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/922Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222Sequential connecting processes
    • H01L2224/92242Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector

Landscapes

  • Lead Frames For Integrated Circuits (AREA)
JP1987087251U 1987-06-04 1987-06-04 Pending JPS63195752U (US07968547-20110628-C00004.png)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1987087251U JPS63195752U (US07968547-20110628-C00004.png) 1987-06-04 1987-06-04

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1987087251U JPS63195752U (US07968547-20110628-C00004.png) 1987-06-04 1987-06-04

Publications (1)

Publication Number Publication Date
JPS63195752U true JPS63195752U (US07968547-20110628-C00004.png) 1988-12-16

Family

ID=30944303

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1987087251U Pending JPS63195752U (US07968547-20110628-C00004.png) 1987-06-04 1987-06-04

Country Status (1)

Country Link
JP (1) JPS63195752U (US07968547-20110628-C00004.png)

Similar Documents

Publication Publication Date Title
JPS63195752U (US07968547-20110628-C00004.png)
JPS6422046U (US07968547-20110628-C00004.png)
JPH0451145U (US07968547-20110628-C00004.png)
JPS6416636U (US07968547-20110628-C00004.png)
JPH02114941U (US07968547-20110628-C00004.png)
JPS61114842U (US07968547-20110628-C00004.png)
JPS6397241U (US07968547-20110628-C00004.png)
JPS6416699U (US07968547-20110628-C00004.png)
JPS63187330U (US07968547-20110628-C00004.png)
JPS63201346U (US07968547-20110628-C00004.png)
JPS6181141U (US07968547-20110628-C00004.png)
JPS6190256U (US07968547-20110628-C00004.png)
JPS63132441U (US07968547-20110628-C00004.png)
JPS63128745U (US07968547-20110628-C00004.png)
JPH0176040U (US07968547-20110628-C00004.png)
JPH01120341U (US07968547-20110628-C00004.png)
JPH01179452U (US07968547-20110628-C00004.png)
JPH0180951U (US07968547-20110628-C00004.png)
JPH01165638U (US07968547-20110628-C00004.png)
JPS63174459U (US07968547-20110628-C00004.png)
JPH0330437U (US07968547-20110628-C00004.png)
JPH01107155U (US07968547-20110628-C00004.png)
JPH0330436U (US07968547-20110628-C00004.png)
JPS61192447U (US07968547-20110628-C00004.png)
JPH0229525U (US07968547-20110628-C00004.png)