JPS63186457A - Semiconductor device and its manufacture - Google Patents

Semiconductor device and its manufacture

Info

Publication number
JPS63186457A
JPS63186457A JP1717087A JP1717087A JPS63186457A JP S63186457 A JPS63186457 A JP S63186457A JP 1717087 A JP1717087 A JP 1717087A JP 1717087 A JP1717087 A JP 1717087A JP S63186457 A JPS63186457 A JP S63186457A
Authority
JP
Grant status
Application
Patent type
Prior art keywords
substrates
wiring
surface
circuit
integrated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1717087A
Inventor
Kenichi Mizuishi
Takao Mori
Akimasa Onozato
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Abstract

PURPOSE: To obtain a lamination-type semiconductor device wherein the area of an integrated circuit substrate occupied by a wiring region can be reduced, the total module can be miniaturized, and the high speed quality can be improved, by laminating a plurality of semiconductor integrated circuit substrates having a three-dimensional structure wherein wiring patterns for electric connection are formed on the surface, the rear, and the side surface.
CONSTITUTION: A semiconductor integrated circuit substrate 10 has a three dimensional structure wherein wiring patterns 13 for electric connection are formed on the surface, the rear and the side surface. A plurality of the substrates are laminated, and wiring connection between each of the substrates 10 is made via the above-mentioned wiring patterns 13. For example, a computer module is constituted by stacking the integrated circuit substrates 10 of wafer scale. The central part of the substrate 10 is assigned to an active element region 11 constituted of memories and logic gates. These integrat ed circuit substrates 10 are stacked in 10W200 stages to realize a computer system. The wiring connection between the substrates 10 is made by mutually connecting the wiring layers 13 formed on the surface, the side surface, and the rear via soldering electrodes 14. Supporting bodies 15 are inserted between the substrates in order to prevent the deformation of the soldering electrodes 14.
COPYRIGHT: (C)1988,JPO&Japio
JP1717087A 1987-01-29 1987-01-29 Semiconductor device and its manufacture Pending JPS63186457A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1717087A JPS63186457A (en) 1987-01-29 1987-01-29 Semiconductor device and its manufacture

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1717087A JPS63186457A (en) 1987-01-29 1987-01-29 Semiconductor device and its manufacture

Publications (1)

Publication Number Publication Date
JPS63186457A true true JPS63186457A (en) 1988-08-02

Family

ID=11936480

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1717087A Pending JPS63186457A (en) 1987-01-29 1987-01-29 Semiconductor device and its manufacture

Country Status (1)

Country Link
JP (1) JPS63186457A (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5426566A (en) * 1991-09-30 1995-06-20 International Business Machines Corporation Multichip integrated circuit packages and systems
US5502667A (en) * 1993-09-13 1996-03-26 International Business Machines Corporation Integrated multichip memory module structure
US5517754A (en) * 1994-06-02 1996-05-21 International Business Machines Corporation Fabrication processes for monolithic electronic modules
US5561622A (en) * 1993-09-13 1996-10-01 International Business Machines Corporation Integrated memory cube structure
US5616962A (en) * 1992-01-24 1997-04-01 Kabushiki Kaisha Toshiba Semiconductor integrated circuit devices having particular terminal geometry
WO2000038234A1 (en) * 1998-12-04 2000-06-29 Thin Film Electronics Asa Scalable data processing apparatus

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5426566A (en) * 1991-09-30 1995-06-20 International Business Machines Corporation Multichip integrated circuit packages and systems
US5616962A (en) * 1992-01-24 1997-04-01 Kabushiki Kaisha Toshiba Semiconductor integrated circuit devices having particular terminal geometry
US5773321A (en) * 1992-01-24 1998-06-30 Kabushiki Kaisha Toshiba Semiconductor integrated circuit devices having particular terminal geometry and mounting method
US5502667A (en) * 1993-09-13 1996-03-26 International Business Machines Corporation Integrated multichip memory module structure
US5561622A (en) * 1993-09-13 1996-10-01 International Business Machines Corporation Integrated memory cube structure
US5517754A (en) * 1994-06-02 1996-05-21 International Business Machines Corporation Fabrication processes for monolithic electronic modules
WO2000038234A1 (en) * 1998-12-04 2000-06-29 Thin Film Electronics Asa Scalable data processing apparatus

Similar Documents

Publication Publication Date Title
US3577037A (en) Diffused electrical connector apparatus and method of making same
US5841191A (en) Ball grid array package employing raised metal contact rings
US7119427B2 (en) Stacked BGA packages
US3746934A (en) Stack arrangement of semiconductor chips
US5229917A (en) VLSI integration into a 3-D WSI dual composite module
US4956694A (en) Integrated circuit chip stacking
US5399904A (en) Array type semiconductor device having insulating circuit board
US4446477A (en) Multichip thin film module
US6130823A (en) Stackable ball grid array module and method
US5640760A (en) Method for the 3D interconnection of packages of electronic components using printed circuit boards
US4578697A (en) Semiconductor device encapsulating a multi-chip array
US5914533A (en) Multilayer module with thinfilm redistribution area
US4942453A (en) IC package
US5637912A (en) Three-dimensional monolithic electronic module having stacked planar arrays of integrated circuit chips
US5744862A (en) Reduced thickness semiconductor device with IC packages mounted in openings on substrate
US4266282A (en) Vertical semiconductor integrated circuit chip packaging
US4426689A (en) Vertical semiconductor integrated circuit chip packaging
US4328530A (en) Multiple layer, ceramic carrier for high switching speed VLSI chips
EP0304263A2 (en) Semiconductor chip assembly
US5081063A (en) Method of making edge-connected integrated circuit structure
US5737192A (en) Density improvement in integration modules
US5093708A (en) Multilayer integrated circuit module
DE3233195A1 (en) Semiconductor device
JPS63244654A (en) Plastic molded type integrated circuit device
JPS63104343A (en) Semiconductor device