JPS63131230K1 - - Google Patents

Info

Publication number
JPS63131230K1
JPS63131230K1 JP27655486A JP27655486A JPS63131230K1 JP S63131230 K1 JPS63131230 K1 JP S63131230K1 JP 27655486 A JP27655486 A JP 27655486A JP 27655486 A JP27655486 A JP 27655486A JP S63131230 K1 JPS63131230 K1 JP S63131230K1
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP27655486A
Other versions
JPS63131230A (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP61276554A priority Critical patent/JPS63131230A/en
Publication of JPS63131230A publication Critical patent/JPS63131230A/en
Publication of JPS63131230K1 publication Critical patent/JPS63131230K1/ja
Application status is Pending legal-status Critical

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3885Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units
    • G06F9/3889Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units controlled by multiple instructions, e.g. MIMD, decoupled access or execute
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3836Instruction issuing, e.g. dynamic instruction scheduling, out of order instruction execution
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3836Instruction issuing, e.g. dynamic instruction scheduling, out of order instruction execution
    • G06F9/3842Speculative instruction execution
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3836Instruction issuing, e.g. dynamic instruction scheduling, out of order instruction execution
    • G06F9/3857Result writeback, i.e. updating the architectural state
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3836Instruction issuing, e.g. dynamic instruction scheduling, out of order instruction execution
    • G06F9/3857Result writeback, i.e. updating the architectural state
    • G06F9/3859Result writeback, i.e. updating the architectural state with result invalidation, e.g. nullification
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3861Recovery, e.g. branch miss-prediction, exception handling
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3885Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units
JP61276554A 1986-11-21 1986-11-21 Information processor Pending JPS63131230A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61276554A JPS63131230A (en) 1986-11-21 1986-11-21 Information processor

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP61276554A JPS63131230A (en) 1986-11-21 1986-11-21 Information processor
US07/123,139 US4942525A (en) 1986-11-21 1987-11-20 Data processor for concurrent executing of instructions by plural execution units
US07/915,204 US5671382A (en) 1986-11-21 1992-04-20 Information processing system and information processing method for executing instructions in parallel
US08/888,645 US5922068A (en) 1986-11-21 1997-07-07 Information processing system and information processing method for executing instructions in parallel

Publications (2)

Publication Number Publication Date
JPS63131230A JPS63131230A (en) 1988-06-03
JPS63131230K1 true JPS63131230K1 (en) 1988-06-03

Family

ID=17571105

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61276554A Pending JPS63131230A (en) 1986-11-21 1986-11-21 Information processor

Country Status (2)

Country Link
US (3) US4942525A (en)
JP (1) JPS63131230A (en)

Families Citing this family (97)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63131230A (en) * 1986-11-21 1988-06-03 Hitachi Ltd Information processor
JPH01310445A (en) * 1988-06-08 1989-12-14 Nippon Telegr & Teleph Corp <Ntt> Parallel arithmetic processor
US5590293A (en) * 1988-07-20 1996-12-31 Digital Equipment Corporation Dynamic microbranching with programmable hold on condition, to programmable dynamic microbranching delay minimization
JP2810068B2 (en) 1988-11-11 1998-10-15 株式会社日立製作所 Processor system, computer system and instruction processing method
US5862399A (en) * 1988-12-28 1999-01-19 Philips Electronics North America Corporation Write control unit
JPH02306341A (en) * 1989-02-03 1990-12-19 Nec Corp Microprocessor
US5226166A (en) * 1989-02-10 1993-07-06 Mitsubishi Denki K.K. Parallel operation processor with second command unit
US5768575A (en) * 1989-02-24 1998-06-16 Advanced Micro Devices, Inc. Semi-Autonomous RISC pipelines for overlapped execution of RISC-like instructions within the multiple superscalar execution units of a processor having distributed pipeline control for sepculative and out-of-order execution of complex instructions
US5226126A (en) * 1989-02-24 1993-07-06 Nexgen Microsystems Processor having plurality of functional units for orderly retiring outstanding operations based upon its associated tags
US5781753A (en) * 1989-02-24 1998-07-14 Advanced Micro Devices, Inc. Semi-autonomous RISC pipelines for overlapped execution of RISC-like instructions within the multiple superscalar execution units of a processor having distributed pipeline control for speculative and out-of-order execution of complex instructions
DE69030931T2 (en) * 1989-04-24 1998-01-15 Ibm Multiple sequence processor system
US5617574A (en) * 1989-05-04 1997-04-01 Texas Instruments Incorporated Devices, systems and methods for conditional instructions
CA2016068C (en) * 1989-05-24 2000-04-04 Robert W. Horst Multiple instruction issue computer architecture
EP0407911B1 (en) * 1989-07-07 1998-12-09 Hitachi, Ltd. Parallel processing apparatus and parallel processing method
US5197137A (en) * 1989-07-28 1993-03-23 International Business Machines Corporation Computer architecture for the concurrent execution of sequential programs
US5745723A (en) * 1989-09-04 1998-04-28 Mitsubishi Denki Kabushiki Kaisha Data processing system capable of execution of plural instructions in parallel
US5615349A (en) * 1990-09-04 1997-03-25 Mitsubishi Denki Kabushiki Kaisha Data processing system capable of execution of plural instructions in parallel
WO1991004536A1 (en) * 1989-09-20 1991-04-04 Dolphin Server Technology A/S Instruction cache architecture for parallel issuing of multiple instructions
JP2507638B2 (en) * 1989-12-01 1996-06-12 三菱電機株式会社 De - data processing apparatus
US5203002A (en) * 1989-12-27 1993-04-13 Wetzel Glen F System with a multiport memory and N processing units for concurrently/individually executing 2N-multi-instruction-words at first/second transitions of a single clock cycle
US5623650A (en) * 1989-12-29 1997-04-22 Cray Research, Inc. Method of processing a sequence of conditional vector IF statements
US5544337A (en) * 1989-12-29 1996-08-06 Cray Research, Inc. Vector processor having registers for control by vector resisters
US5598547A (en) * 1990-06-11 1997-01-28 Cray Research, Inc. Vector processor having functional unit paths of differing pipeline lengths
US5197130A (en) * 1989-12-29 1993-03-23 Supercomputer Systems Limited Partnership Cluster architecture for a highly parallel scalar/vector multiprocessor system
DE69123629T2 (en) * 1990-05-04 1997-06-12 Ibm Machine architecture for scalar compound instruction set
WO1991017495A1 (en) * 1990-05-04 1991-11-14 International Business Machines Corporation System for compounding instructions for handling instruction and data stream for processor with different attributes
DE69132271D1 (en) * 1990-05-04 2000-08-03 Ibm Device to dictate for a processor to prepare with parallel command and comes with a method to the middle of a composite command to branch
US5446850A (en) * 1991-01-15 1995-08-29 International Business Machines Corporation Cross-cache-line compounding algorithm for scism processors
US5303356A (en) * 1990-05-04 1994-04-12 International Business Machines Corporation System for issuing instructions for parallel execution subsequent to branch into a group of member instructions with compoundability in dictation tag
US5214763A (en) * 1990-05-10 1993-05-25 International Business Machines Corporation Digital computer system capable of processing two or more instructions in parallel and having a coche and instruction compounding mechanism
JP2771683B2 (en) * 1990-07-17 1998-07-02 三菱電機株式会社 Parallel processing system
JP2834292B2 (en) * 1990-08-15 1998-12-09 株式会社日立製作所 Data processor
US5163139A (en) * 1990-08-29 1992-11-10 Hitachi America, Ltd. Instruction preprocessor for conditionally combining short memory instructions into virtual long instructions
JPH04111127A (en) * 1990-08-31 1992-04-13 Toshiba Corp Arithmetic processor
JPH04116726A (en) * 1990-09-07 1992-04-17 Koufu Nippon Denki Kk Information processor
EP0477598A3 (en) * 1990-09-26 1994-01-05 Siemens Ag
JP2532300B2 (en) * 1990-10-17 1996-09-11 三菱電機株式会社 Instruction supply device in a parallel processor
JP2535252B2 (en) * 1990-10-17 1996-09-18 三菱電機株式会社 Parallel processor
US5265213A (en) * 1990-12-10 1993-11-23 Intel Corporation Pipeline system for executing predicted branch target instruction in a cycle concurrently with the execution of branch instruction
US5299321A (en) * 1990-12-18 1994-03-29 Oki Electric Industry Co., Ltd. Parallel processing device to operate with parallel execute instructions
EP0498067A3 (en) * 1991-02-08 1994-03-23 Ibm
DE69228083D1 (en) * 1991-03-14 1999-02-18 Fujitsu Ltd Method and device for controlling operations of pipeline
US5630157A (en) * 1991-06-13 1997-05-13 International Business Machines Corporation Computer organization for multiple and out-of-order execution of condition code testing and setting instructions
EP0518420A3 (en) * 1991-06-13 1994-08-10 Ibm Computer system for concurrent processing of multiple out-of-order instructions
JPH052484A (en) * 1991-06-24 1993-01-08 Mitsubishi Electric Corp Super scalar processor
US5493687A (en) 1991-07-08 1996-02-20 Seiko Epson Corporation RISC microprocessor architecture implementing multiple typed register sets
US5539911A (en) * 1991-07-08 1996-07-23 Seiko Epson Corporation High-performance, superscalar-based computer system with out-of-order instruction execution
US5961629A (en) * 1991-07-08 1999-10-05 Seiko Epson Corporation High performance, superscalar-based computer system with out-of-order instruction execution
US5826055A (en) * 1991-07-08 1998-10-20 Seiko Epson Corporation System and method for retiring instructions in a superscalar microprocessor
DE69230554D1 (en) * 1991-07-08 2000-02-17 Seiko Epson Corp microprocessor architecture RISC with fast interruption or exception mode
DE69233493T2 (en) * 1991-07-08 2005-07-28 Seiko Epson Corp. RISC processor with extensible architecture
US5363495A (en) * 1991-08-26 1994-11-08 International Business Machines Corporation Data processing system with multiple execution units capable of executing instructions out of sequence
US5283874A (en) * 1991-10-21 1994-02-01 Intel Corporation Cross coupling mechanisms for simultaneously completing consecutive pipeline instructions even if they begin to process at the same microprocessor of the issue fee
US5438669A (en) * 1991-11-20 1995-08-01 Hitachi, Ltd. Data processor with improved loop handling utilizing improved register allocation
EP0544083A3 (en) * 1991-11-26 1994-09-14 Ibm Interleaved risc-type parallel processor and processing methods
US5363490A (en) * 1992-02-03 1994-11-08 Unisys Corporation Apparatus for and method of conditionally aborting an instruction within a pipelined architecture
DE4237417C2 (en) * 1992-03-25 1997-01-30 Hewlett Packard Co Data processing system
WO1993020505A2 (en) 1992-03-31 1993-10-14 Seiko Epson Corporation Superscalar risc instruction scheduling
US5438668A (en) 1992-03-31 1995-08-01 Seiko Epson Corporation System and method for extraction, alignment and decoding of CISC instructions into a nano-instruction bucket for execution by a RISC computer
DE69308548T2 (en) 1992-05-01 1997-06-12 Seiko Epson Corp Device and method for command statements in a superscalar processor.
US5619668A (en) * 1992-08-10 1997-04-08 Intel Corporation Apparatus for register bypassing in a microprocessor
DE69327688T2 (en) 1992-08-12 2000-09-07 Advanced Micro Devices Inc instruction decoder
WO1994008287A1 (en) * 1992-09-29 1994-04-14 Seiko Epson Corporation System and method for handling load and/or store operations in a superscalar microprocessor
US6735685B1 (en) * 1992-09-29 2004-05-11 Seiko Epson Corporation System and method for handling load and/or store operations in a superscalar microprocessor
US6002880A (en) * 1992-12-29 1999-12-14 Philips Electronics North America Corporation VLIW processor with less instruction issue slots than functional units
DE69325785T2 (en) * 1992-12-29 2000-02-17 Koninkl Philips Electronics Nv Improved architecture for a very long instruction word processor with
US5628021A (en) 1992-12-31 1997-05-06 Seiko Epson Corporation System and method for assigning tags to control instruction processing in a superscalar processor
EP1107111A3 (en) * 1992-12-31 2002-02-06 Seiko Epson Corporation System and method for register renaming
CA2107305A1 (en) * 1993-01-08 1994-07-09 James Allen Kahle Method and system for nonsequential instruction dispatch and execution in a superscalar processor system
JPH0749782A (en) * 1993-08-09 1995-02-21 Nec Corp Information processor
US5440703A (en) * 1993-09-20 1995-08-08 International Business Machines Corporation System and method for saving state information in a multi-execution unit processor when interruptable instructions are identified
US5721854A (en) * 1993-11-02 1998-02-24 International Business Machines Corporation Method and apparatus for dynamic conversion of computer instructions
US5588126A (en) * 1993-12-30 1996-12-24 Intel Corporation Methods and apparatus for fordwarding buffered store data on an out-of-order execution computer system
US5627985A (en) * 1994-01-04 1997-05-06 Intel Corporation Speculative and committed resource files in an out-of-order processor
US5590351A (en) * 1994-01-21 1996-12-31 Advanced Micro Devices, Inc. Superscalar execution unit for sequential instruction pointer updates and segment limit checks
US5584037A (en) * 1994-03-01 1996-12-10 Intel Corporation Entry allocation in a circular buffer
JP3212213B2 (en) * 1994-03-16 2001-09-25 日立エンジニアリング株式会社 Data processing equipment
US5465336A (en) * 1994-06-30 1995-11-07 International Business Machines Corporation Fetch and store buffer that enables out-of-order execution of memory instructions in a data processing system
DE19543880B4 (en) * 1994-11-30 2005-04-21 Mitsubishi Denki K.K. Processing device capable of speculatively executing an instruction
JP3494489B2 (en) * 1994-11-30 2004-02-09 株式会社ルネサステクノロジ The instruction processing unit
US5689673A (en) * 1995-02-14 1997-11-18 Hal Computer Systems, Inc. Apparatus and method for controlling instruction flow by using a matrix of transmission gates in super-scaler microprocessor and selectively delaying microprocessor instruction execution based on resource availability
KR970004783A (en) * 1995-06-29 1997-01-29 Image projection apparatus using an acousto-optical tuned filter
US5764943A (en) * 1995-12-28 1998-06-09 Intel Corporation Data path circuitry for processor having multiple instruction pipelines
US6092184A (en) * 1995-12-28 2000-07-18 Intel Corporation Parallel processing of pipelined instructions having register dependencies
US5649138A (en) * 1996-01-04 1997-07-15 Advanced Micro Devices Time dependent rerouting of instructions in plurality of reservation stations of a superscalar microprocessor
DE69727127T2 (en) * 1996-11-04 2004-11-25 Koninklijke Philips Electronics N.V. Processing apparatus for reading from command of a memory
US5850547A (en) * 1997-01-08 1998-12-15 Oracle Corporation Method and apparatus for parallel processing aggregates using intermediate aggregate values
US6035388A (en) 1997-06-27 2000-03-07 Sandcraft, Inc. Method and apparatus for dual issue of program instructions to symmetric multifunctional execution units
JP3534987B2 (en) * 1997-10-20 2004-06-07 富士通株式会社 The information processing apparatus
USRE41012E1 (en) 1998-03-12 2009-11-24 Altera Corporation Register file indexing methods and apparatus for providing indirect control of register addressing in a VLIW processor
US6446190B1 (en) * 1998-03-12 2002-09-03 Bops, Inc. Register file indexing methods and apparatus for providing indirect control of register addressing in a VLIW processor
US6356994B1 (en) * 1998-07-09 2002-03-12 Bops, Incorporated Methods and apparatus for instruction addressing in indirect VLIW processors
US6308262B1 (en) * 1998-09-30 2001-10-23 Intel Corporation System and method for efficient processing of instructions using control unit to select operations
US6216216B1 (en) * 1998-10-07 2001-04-10 Compaq Computer Corporation Method and apparatus for providing processor partitioning on a multiprocessor machine
US6088784A (en) * 1999-03-30 2000-07-11 Sandcraft, Inc. Processor with multiple execution units and local and global register bypasses
US8458443B2 (en) * 2008-09-08 2013-06-04 Smsc Holdings S.A.R.L. VLIW processor with execution units executing instructions from instruction queues and accessing data queues to read and write operands
RU2010111027A (en) * 2010-03-24 2011-09-27 ЭлЭсАй Корпорейшн (US) Device and method for high-speed calculation of movement tables for multiple wireless communication standards

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5194734A (en) * 1975-02-19 1976-08-19 Tajushorisochino enzanseigyohoshiki
JPS6161436B2 (en) * 1981-03-20 1986-12-25 Fujitsu Ltd
US4532589A (en) * 1981-12-02 1985-07-30 Hitachi, Ltd. Digital data processor with two operation units
JPS58176751A (en) * 1982-04-09 1983-10-17 Hitachi Ltd Decoding unit of instruction word
JPS5932045A (en) * 1982-08-16 1984-02-21 Hitachi Ltd Information processor
US4594655A (en) * 1983-03-14 1986-06-10 International Business Machines Corporation (k)-Instructions-at-a-time pipelined processor for parallel execution of inherently sequential instructions
US4807115A (en) * 1983-10-07 1989-02-21 Cornell Research Foundation, Inc. Instruction issuing mechanism for processors with multiple functional units
US4837676A (en) * 1984-11-05 1989-06-06 Hughes Aircraft Company MIMD instruction flow computer architecture
JPH0762823B2 (en) * 1985-05-22 1995-07-05 日立超エル・エス・アイ・エンジニアリング株式会社 De - data processing apparatus
JPS6226580A (en) * 1985-07-29 1987-02-04 Hitachi Comput Eng Corp Ltd Trouble processing system
EP0239081B1 (en) * 1986-03-26 1995-09-06 Hitachi, Ltd. Pipelined data processor capable of decoding and executing plural instructions in parallel
US4903196A (en) * 1986-05-02 1990-02-20 International Business Machines Corporation Method and apparatus for guaranteeing the logical integrity of data in the general purpose registers of a complex multi-execution unit uniprocessor
US4766566A (en) * 1986-08-18 1988-08-23 International Business Machines Corp. Performance enhancement scheme for a RISC type VLSI processor using dual execution units for parallel instruction processing
JPS63131230A (en) * 1986-11-21 1988-06-03 Hitachi Ltd Information processor
US4833599A (en) * 1987-04-20 1989-05-23 Multiflow Computer, Inc. Hierarchical priority branch handling for parallel execution in a parallel processor
US4943915A (en) * 1987-09-29 1990-07-24 Digital Equipment Corporation Apparatus and method for synchronization of a coprocessor unit in a pipelined central processing unit
EP0312764A3 (en) * 1987-10-19 1991-04-10 International Business Machines Corporation A data processor having multiple execution units for processing plural classes of instructions in parallel

Also Published As

Publication number Publication date
US5922068A (en) 1999-07-13
US5671382A (en) 1997-09-23
US4942525A (en) 1990-07-17
JPS63131230A (en) 1988-06-03

Similar Documents

Publication Publication Date Title
JPS62153852U (en)
JPH0249204Y2 (en)
JPH0569151B2 (en)
JPS62140200U (en)
JPS62137939U (en)
JPH0447517Y2 (en)
JPS62132790U (en)
JPS62128924U (en)
JPS62118217U (en)
JPS62180190U (en)
JPH0438307Y2 (en)
JPS62147315U (en)
JPS62136472U (en)
JPS62135356U (en)
JPH0420784B2 (en)
JPS62154784U (en)
JPS62154471U (en)
JPS62139317U (en)
JPH0537837Y2 (en)
JPH0320155Y2 (en)
JPH03569Y2 (en)
JPH0455105Y2 (en)
JPS6215422Y2 (en)
JPH0516912Y2 (en)
JPH0237794Y2 (en)