JPS63109548A - マイクロプロセッサ・アナライザ - Google Patents

マイクロプロセッサ・アナライザ

Info

Publication number
JPS63109548A
JPS63109548A JP61256560A JP25656086A JPS63109548A JP S63109548 A JPS63109548 A JP S63109548A JP 61256560 A JP61256560 A JP 61256560A JP 25656086 A JP25656086 A JP 25656086A JP S63109548 A JPS63109548 A JP S63109548A
Authority
JP
Japan
Prior art keywords
output
trigger
address
latch
target
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP61256560A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0426736B2 (enrdf_load_stackoverflow
Inventor
Yoshio Yoshida
良夫 吉田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Yokogawa Electric Corp
Original Assignee
Yokogawa Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Yokogawa Electric Corp filed Critical Yokogawa Electric Corp
Priority to JP61256560A priority Critical patent/JPS63109548A/ja
Publication of JPS63109548A publication Critical patent/JPS63109548A/ja
Publication of JPH0426736B2 publication Critical patent/JPH0426736B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Debugging And Monitoring (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP61256560A 1986-10-28 1986-10-28 マイクロプロセッサ・アナライザ Granted JPS63109548A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61256560A JPS63109548A (ja) 1986-10-28 1986-10-28 マイクロプロセッサ・アナライザ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61256560A JPS63109548A (ja) 1986-10-28 1986-10-28 マイクロプロセッサ・アナライザ

Publications (2)

Publication Number Publication Date
JPS63109548A true JPS63109548A (ja) 1988-05-14
JPH0426736B2 JPH0426736B2 (enrdf_load_stackoverflow) 1992-05-08

Family

ID=17294335

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61256560A Granted JPS63109548A (ja) 1986-10-28 1986-10-28 マイクロプロセッサ・アナライザ

Country Status (1)

Country Link
JP (1) JPS63109548A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH0426736B2 (enrdf_load_stackoverflow) 1992-05-08

Similar Documents

Publication Publication Date Title
US4937740A (en) Real time software analyzing system for storing selective m-bit addresses based upon correspondingly generated n-bit tags
CN111124870A (zh) 一种接口测试方法及装置
US4453093A (en) Multiple comparison circuitry for providing a software error trace signal
US7353500B2 (en) Suppressing execution of monitoring measurement program pointed to by inserted branch after threshold number of coverage to reduce instruction testing overhead
JPS63109548A (ja) マイクロプロセッサ・アナライザ
US5179696A (en) Generator detecting internal and external ready signals for generating a bus cycle end signal for microprocessor debugging operation
JPS6142186Y2 (enrdf_load_stackoverflow)
US5016164A (en) Computer system having delayed save on procedure calls
JPH11259374A (ja) メモリ試験装置及び方法及び記録媒体
US6915470B2 (en) Data log acquisition circuit and data log acquisition method
JP2591432B2 (ja) トレース装置
JPH01106232A (ja) マイクロプロセッサ・アナライザ
CN117520207A (zh) 一种ram访问冲突收集的方法、模块、装置、计算设备
JP3206559B2 (ja) ソフトウェア評価システム
KR100217384B1 (ko) 인터럽트 제어장치와 그 제어방법
SU1397922A1 (ru) Устройство дл формировани сигнала прерывани при отладке программ
JPH01166144A (ja) ファームウェア・プログラムのデバッグ方式
JPH11167500A (ja) エミュレータ装置のイベント回路及びデバッグシステム
JPH0434183B2 (enrdf_load_stackoverflow)
SU1300478A1 (ru) Устройство дл отладки программ
JPS6158067A (ja) 通信制御装置の保守方式
JPS603762A (ja) プログラムアナライザ
JPS61131128A (ja) 自己診断方式
JPS61202242A (ja) マイクロプロセツサ・アナライザ
Chochula An MXI-II based setup for controlling the ALICE TPC front-end digitizing card (FEDC)