JPS6286845A - 金属ベ−スチツプキヤリアの製造法 - Google Patents
金属ベ−スチツプキヤリアの製造法Info
- Publication number
- JPS6286845A JPS6286845A JP60228124A JP22812485A JPS6286845A JP S6286845 A JPS6286845 A JP S6286845A JP 60228124 A JP60228124 A JP 60228124A JP 22812485 A JP22812485 A JP 22812485A JP S6286845 A JPS6286845 A JP S6286845A
- Authority
- JP
- Japan
- Prior art keywords
- hole
- chip carrier
- land
- holes
- metal substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0097—Processing two or more printed circuits simultaneously, e.g. made from a common substrate, or temporarily stacked circuit boards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/403—Edge contacts; Windows or holes in the substrate having plural connections on the walls thereof
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/44—Manufacturing insulated metal core circuits or other insulated electrically conductive core circuits
Landscapes
- Lead Frames For Integrated Circuits (AREA)
- Insulated Metal Substrates For Printed Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60228124A JPS6286845A (ja) | 1985-10-14 | 1985-10-14 | 金属ベ−スチツプキヤリアの製造法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60228124A JPS6286845A (ja) | 1985-10-14 | 1985-10-14 | 金属ベ−スチツプキヤリアの製造法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6286845A true JPS6286845A (ja) | 1987-04-21 |
| JPH0379867B2 JPH0379867B2 (https=) | 1991-12-20 |
Family
ID=16871586
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60228124A Granted JPS6286845A (ja) | 1985-10-14 | 1985-10-14 | 金属ベ−スチツプキヤリアの製造法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6286845A (https=) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100209263B1 (ko) * | 1996-12-31 | 1999-07-15 | 이해규 | 칩 캐리어 및 이 제조방법과 이 칩 캐리어를 이용한 반도체 부품 |
-
1985
- 1985-10-14 JP JP60228124A patent/JPS6286845A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100209263B1 (ko) * | 1996-12-31 | 1999-07-15 | 이해규 | 칩 캐리어 및 이 제조방법과 이 칩 캐리어를 이용한 반도체 부품 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0379867B2 (https=) | 1991-12-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6134963A (ja) | 集積回路チツプ・キヤリア | |
| JP3899059B2 (ja) | 低抵抗高密度信号線をする電子パッケージおよびその製造方法 | |
| JP2840317B2 (ja) | 半導体装置およびその製造方法 | |
| JP3093960B2 (ja) | 半導体回路素子搭載基板フレームの製造方法 | |
| KR19990083251A (ko) | 얇은리세스부및두꺼운평면부를갖는반도체칩용패키지및그의제조방법 | |
| JPH079953B2 (ja) | 半導体装置の製造方法 | |
| WO2021115377A1 (zh) | 封装方法、封装结构及封装模块 | |
| US6207354B1 (en) | Method of making an organic chip carrier package | |
| US7171744B2 (en) | Substrate frame | |
| JPH06236959A (ja) | リードフレーム及び電子部品搭載基板 | |
| US5118556A (en) | Film material for film carrier manufacture and a method for manufacturing film carrier | |
| JPH11340609A (ja) | プリント配線板、および単位配線板の製造方法 | |
| US12148675B2 (en) | Power semiconductor package unit of surface mount technology including a plastic film covering a chip | |
| JP2784524B2 (ja) | 多層電子部品搭載用基板及びその製造法 | |
| JPS6286845A (ja) | 金属ベ−スチツプキヤリアの製造法 | |
| JP3101043B2 (ja) | プラスチックicチップキャリア及びその製造方法 | |
| JP3065422B2 (ja) | プラスチックピングリッドアレイ型パッケージ及びその製造方法 | |
| JPS58134450A (ja) | 半導体装置およびその製造方法 | |
| JPH05218228A (ja) | 電子部品搭載用基板 | |
| JPS6350862B2 (https=) | ||
| JP2784521B2 (ja) | 多層電子部品塔載用基板及びその製造法 | |
| JPH0669662A (ja) | 多層プリント配線板 | |
| JPS5828361Y2 (ja) | チツプキヤリヤのパタ−ン被覆構造 | |
| JPS6286846A (ja) | チツプキヤリアの製造法 | |
| JP2819321B2 (ja) | 電子部品搭載用基板及びこの電子部品搭載用基板の製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |