JPS6254253B2 - - Google Patents
Info
- Publication number
- JPS6254253B2 JPS6254253B2 JP56042298A JP4229881A JPS6254253B2 JP S6254253 B2 JPS6254253 B2 JP S6254253B2 JP 56042298 A JP56042298 A JP 56042298A JP 4229881 A JP4229881 A JP 4229881A JP S6254253 B2 JPS6254253 B2 JP S6254253B2
- Authority
- JP
- Japan
- Prior art keywords
- shift register
- circuit
- descrambler
- stage
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03828—Arrangements for spectral shaping; Arrangements for providing signals with specified spectral properties
- H04L25/03866—Arrangements for spectral shaping; Arrangements for providing signals with specified spectral properties using scrambling
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56042298A JPS57157656A (en) | 1981-03-25 | 1981-03-25 | Descrambler synchronizing circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56042298A JPS57157656A (en) | 1981-03-25 | 1981-03-25 | Descrambler synchronizing circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS57157656A JPS57157656A (en) | 1982-09-29 |
| JPS6254253B2 true JPS6254253B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1987-11-13 |
Family
ID=12632116
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56042298A Granted JPS57157656A (en) | 1981-03-25 | 1981-03-25 | Descrambler synchronizing circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS57157656A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
-
1981
- 1981-03-25 JP JP56042298A patent/JPS57157656A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS57157656A (en) | 1982-09-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4369516A (en) | Self-clocking data transmission system | |
| JPH055711Y2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| US4415984A (en) | Synchronous clock regenerator for binary serial data signals | |
| US4506372A (en) | Method and apparatus for recognizing in a receiver the start of a telegram signal consisting of a bit impulse sequence | |
| EP0369703A2 (en) | Spread spectrum communication system | |
| US4061976A (en) | Receivers for pulses of different widths | |
| GB1469465A (en) | Detection of errors in digital information transmission systems | |
| KR920017379A (ko) | 수신기의 자동주파수 제어방법 및 그 방법을 실시하는 장치 | |
| US4584693A (en) | QPSK system with one cycle per Baud period | |
| JPS6254253B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| US4290143A (en) | Transmission method and apparatus wherein binary data bits are converted into barker words and vice versa | |
| US4962509A (en) | Code violation detection circuit for use in AMI signal transmission | |
| US5146478A (en) | Method and apparatus for receiving a binary digital signal | |
| US3993954A (en) | Electric communication system | |
| US3505470A (en) | Process and device for coding and decoding digital signals via phase modulation | |
| US5469430A (en) | Method and devices for simultaneous transmission of two heterochronous binary signals on the same transmission medium | |
| JPS61292434A (ja) | バツフアメモリ | |
| KR880001023B1 (ko) | 셀프콜록킹 데이타 전송시스템 | |
| KR880001024B1 (ko) | 데이터 전송방법 | |
| JP3058997B2 (ja) | ユニポーラ/バイポーラ変換装置 | |
| SU1348885A1 (ru) | Устройство дл передачи и приема информации | |
| JP3061975B2 (ja) | シリアル伝送方法 | |
| SU1644395A1 (ru) | Способ совместной передачи и приема цифровых и аналоговых данных | |
| SU1538271A2 (ru) | Устройство дл формировани фазомодулированных сигналов | |
| HK35189A (en) | Self-clocking data transmission system |