JPS6249985B2 - - Google Patents

Info

Publication number
JPS6249985B2
JPS6249985B2 JP55016258A JP1625880A JPS6249985B2 JP S6249985 B2 JPS6249985 B2 JP S6249985B2 JP 55016258 A JP55016258 A JP 55016258A JP 1625880 A JP1625880 A JP 1625880A JP S6249985 B2 JPS6249985 B2 JP S6249985B2
Authority
JP
Japan
Prior art keywords
substrate
semi
insulating
region
semiconductor substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55016258A
Other languages
English (en)
Japanese (ja)
Other versions
JPS56112739A (en
Inventor
Hideki Yakida
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP1625880A priority Critical patent/JPS56112739A/ja
Publication of JPS56112739A publication Critical patent/JPS56112739A/ja
Publication of JPS6249985B2 publication Critical patent/JPS6249985B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00—Etching of wafers, substrates or parts of devices
    • H10P50/60—Wet etching
    • H10P50/64—Wet etching of semiconductor materials
    • H10P50/642—Chemical etching
    • H10P50/646—Chemical etching of Group III-V materials

Landscapes

  • Investigating Or Analyzing Materials By The Use Of Electric Means (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
JP1625880A 1980-02-12 1980-02-12 Inspection of semiconductor substrate Granted JPS56112739A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1625880A JPS56112739A (en) 1980-02-12 1980-02-12 Inspection of semiconductor substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1625880A JPS56112739A (en) 1980-02-12 1980-02-12 Inspection of semiconductor substrate

Publications (2)

Publication Number Publication Date
JPS56112739A JPS56112739A (en) 1981-09-05
JPS6249985B2 true JPS6249985B2 (https=) 1987-10-22

Family

ID=11911530

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1625880A Granted JPS56112739A (en) 1980-02-12 1980-02-12 Inspection of semiconductor substrate

Country Status (1)

Country Link
JP (1) JPS56112739A (https=)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01202266A (ja) * 1988-01-28 1989-08-15 Borden Inc 一段階でつくられる調味したパスタ製造物
JPH01257439A (ja) * 1987-07-17 1989-10-13 Nippon Flour Mills Co Ltd パスタ類、麺類の調理方法および調理用耐熱容器、包装麺類

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS53106571A (en) * 1977-02-28 1978-09-16 Nec Corp Testing method of galllium aresenide semi-insulating substrate

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01257439A (ja) * 1987-07-17 1989-10-13 Nippon Flour Mills Co Ltd パスタ類、麺類の調理方法および調理用耐熱容器、包装麺類
JPH01202266A (ja) * 1988-01-28 1989-08-15 Borden Inc 一段階でつくられる調味したパスタ製造物

Also Published As

Publication number Publication date
JPS56112739A (en) 1981-09-05

Similar Documents

Publication Publication Date Title
EP0193021A1 (en) A method of forming an ion implanted gallium arsenide device
Regolini et al. Scanning‐electron‐beam annealing of arsenic‐implanted silicon
JPH07248264A (ja) イオン注入ウェハを使用した温度測定方法および装置
Short et al. Implant isolation of GaAs
US3632438A (en) Method for increasing the stability of semiconductor devices
US4469528A (en) Method of manufacturing a semiconductor device of GaAs by two species ion implantation
JPS62500414A (ja) ３−ｖ及び２−６族化合物半導体の被覆
US20050282358A1 (en) Method for transferring an electrically active thin layer
US6670259B1 (en) Inert atom implantation method for SOI gettering
US5306939A (en) Epitaxial silicon wafers for CMOS integrated circuits
JP5561245B2 (ja) 半導体基板の評価方法
US5670391A (en) Process for reducing transient diffusion of dopant atoms
US4157497A (en) Qualification test of gallium arsenide
JPS6249985B2 (https=)
Conway et al. Thermal pulse annealing of boron‐implanted HgCdTe
US5702973A (en) Method for forming epitaxial semiconductor wafer for CMOS integrated circuits
JPS6227727B2 (https=)
US4536223A (en) Method of lowering contact resistance of implanted contact regions
Delfino et al. Gettering of Copper in Silicon‐on‐Insulator Structures Formed by Oxygen Ion Implantation
JP3249753B2 (ja) 半導体素子の製造方法
JPH0658893B2 (ja) 熱処理方法
US6436724B1 (en) Method of monitoring the temperature of a rapid thermal anneal process in semiconductor manufacturing and a test wafer for use in this method
JP4083878B2 (ja) 不純物量の測定方法
KR910008979B1 (ko) 금속열처리에 의한 고품위 다결정실리콘 박막형성방법
Cox et al. Electrical and structural properties of pulse laser-annealed polycrystalline silicon films