JPS62245459A - 端末論理接続切換方式 - Google Patents

端末論理接続切換方式

Info

Publication number
JPS62245459A
JPS62245459A JP61090710A JP9071086A JPS62245459A JP S62245459 A JPS62245459 A JP S62245459A JP 61090710 A JP61090710 A JP 61090710A JP 9071086 A JP9071086 A JP 9071086A JP S62245459 A JPS62245459 A JP S62245459A
Authority
JP
Japan
Prior art keywords
terminal
switching
information processing
logical connection
terminal device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP61090710A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0476145B2 (enrdf_load_stackoverflow
Inventor
Kimihiro Watashige
綿重 公啓
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP61090710A priority Critical patent/JPS62245459A/ja
Publication of JPS62245459A publication Critical patent/JPS62245459A/ja
Publication of JPH0476145B2 publication Critical patent/JPH0476145B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10Program control for peripheral devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer And Data Communications (AREA)
JP61090710A 1986-04-18 1986-04-18 端末論理接続切換方式 Granted JPS62245459A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61090710A JPS62245459A (ja) 1986-04-18 1986-04-18 端末論理接続切換方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61090710A JPS62245459A (ja) 1986-04-18 1986-04-18 端末論理接続切換方式

Publications (2)

Publication Number Publication Date
JPS62245459A true JPS62245459A (ja) 1987-10-26
JPH0476145B2 JPH0476145B2 (enrdf_load_stackoverflow) 1992-12-02

Family

ID=14006086

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61090710A Granted JPS62245459A (ja) 1986-04-18 1986-04-18 端末論理接続切換方式

Country Status (1)

Country Link
JP (1) JPS62245459A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH0476145B2 (enrdf_load_stackoverflow) 1992-12-02

Similar Documents

Publication Publication Date Title
JPS62245459A (ja) 端末論理接続切換方式
JPS62152071A (ja) デ−タ処理装置
JPH064310A (ja) 複数オペレーティングシステム切換え方式
JPH1091300A (ja) マウスの接続制御装置
JPH07141288A (ja) Dma転送方式
JPS635455A (ja) バス接続方式
JPS61260345A (ja) マルチプロセサ間のバス制御方式
JPH0895895A (ja) 情報処理装置におけるシリアルポートi/o機器の制御装置
JPS6027057B2 (ja) クロスコ−ル制御装置
JPH04230568A (ja) オペレーティングシステム操作方式
JPH03141403A (ja) プログラマブルコントローラ
JPH0210436A (ja) セーブ処理方式
JPH02293954A (ja) 記憶装置の使用権制御方法
JPS58225469A (ja) マルチプロセツサ制御方式
JPS62278661A (ja) 負荷制御方式
JPH02171947A (ja) 周辺制御装置
JPS6232795A (ja) マルチプロセサ方式の交換機
JPS63113636A (ja) イベント管理方式
JPS6096939A (ja) デ−タ伝送システム
JPH0291722A (ja) 自動画面切換制御方式
JPS62219054A (ja) 入出力ポ−ト・デバイス間接続方式
JPH01121940A (ja) 多重処理可能装置の入出力要求制御方式
JPH0772957A (ja) ホスト間共有装置に対する電源制御装置
JPH01297728A (ja) マイクロプログラム開始アドレス生成方式
JPH0378035A (ja) タクス実行制御装置