JPS61279156A - マルチチツプモジユ−ル - Google Patents
マルチチツプモジユ−ルInfo
- Publication number
- JPS61279156A JPS61279156A JP60120439A JP12043985A JPS61279156A JP S61279156 A JPS61279156 A JP S61279156A JP 60120439 A JP60120439 A JP 60120439A JP 12043985 A JP12043985 A JP 12043985A JP S61279156 A JPS61279156 A JP S61279156A
- Authority
- JP
- Japan
- Prior art keywords
- chip
- substrate
- integrated circuit
- heat transfer
- chip module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15192—Resurf arrangement of the internal vias
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15312—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a pin array, e.g. PGA
Landscapes
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60120439A JPS61279156A (ja) | 1985-06-05 | 1985-06-05 | マルチチツプモジユ−ル |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60120439A JPS61279156A (ja) | 1985-06-05 | 1985-06-05 | マルチチツプモジユ−ル |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61279156A true JPS61279156A (ja) | 1986-12-09 |
| JPH0342702B2 JPH0342702B2 (enrdf_load_stackoverflow) | 1991-06-28 |
Family
ID=14786230
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60120439A Granted JPS61279156A (ja) | 1985-06-05 | 1985-06-05 | マルチチツプモジユ−ル |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61279156A (enrdf_load_stackoverflow) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2019043835A1 (ja) * | 2017-08-30 | 2019-03-07 | 日本電気株式会社 | 電子装置 |
-
1985
- 1985-06-05 JP JP60120439A patent/JPS61279156A/ja active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2019043835A1 (ja) * | 2017-08-30 | 2019-03-07 | 日本電気株式会社 | 電子装置 |
| JPWO2019043835A1 (ja) * | 2017-08-30 | 2020-09-24 | 日本電気株式会社 | 電子装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0342702B2 (enrdf_load_stackoverflow) | 1991-06-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4034469A (en) | Method of making conduction-cooled circuit package | |
| JP3895880B2 (ja) | サーマルビアを備えたキャビティダウンicパッケージ構造 | |
| US6462410B1 (en) | Integrated circuit component temperature gradient reducer | |
| US6317326B1 (en) | Integrated circuit device package and heat dissipation device | |
| CN100442964C (zh) | 用于电子部件的流体冷却系统和方法 | |
| US4000509A (en) | High density air cooled wafer package having improved thermal dissipation | |
| US5344795A (en) | Method for encapsulating an integrated circuit using a removable heatsink support block | |
| KR100269528B1 (ko) | 고성능 멀티 칩 모듈 패키지 | |
| US20070177352A1 (en) | Direct contact cooling liquid embedded package for a central processor unit | |
| JPH05183280A (ja) | マルチチップ・モジュール | |
| JPH0566025B2 (enrdf_load_stackoverflow) | ||
| JPH07254668A (ja) | 高熱放出用の半導体パッケージ | |
| US7193318B2 (en) | Multiple power density chip structure | |
| US4292647A (en) | Semiconductor package and electronic array having improved heat dissipation | |
| JPH07170098A (ja) | 電子部品の実装構造および実装方法 | |
| TWI391084B (zh) | 具有散熱件之電路板結構 | |
| US5306866A (en) | Module for electronic package | |
| US7151308B2 (en) | Semiconductor chip package | |
| US5963428A (en) | Cooling cap method and apparatus for tab packaged integrated circuit | |
| US12424509B2 (en) | Compliant pad spacer for three-dimensional integrated circuit package | |
| JPS61279156A (ja) | マルチチツプモジユ−ル | |
| JPS63293965A (ja) | 半導体装置およびその製造方法 | |
| CN221977974U (zh) | 可感测温度的led陶瓷封装基板 | |
| JP2006135202A (ja) | 電子機器の放熱構造 | |
| JPS62224053A (ja) | 冷却装置付半導体装置 |