JPS61273656A - デ−タ転送制御方式 - Google Patents

デ−タ転送制御方式

Info

Publication number
JPS61273656A
JPS61273656A JP11700985A JP11700985A JPS61273656A JP S61273656 A JPS61273656 A JP S61273656A JP 11700985 A JP11700985 A JP 11700985A JP 11700985 A JP11700985 A JP 11700985A JP S61273656 A JPS61273656 A JP S61273656A
Authority
JP
Japan
Prior art keywords
address
bits
bus
register
bit number
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP11700985A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0477939B2 (https=
Inventor
Osamu Suzuki
修 鈴木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP11700985A priority Critical patent/JPS61273656A/ja
Publication of JPS61273656A publication Critical patent/JPS61273656A/ja
Publication of JPH0477939B2 publication Critical patent/JPH0477939B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Information Transfer Systems (AREA)
JP11700985A 1985-05-30 1985-05-30 デ−タ転送制御方式 Granted JPS61273656A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11700985A JPS61273656A (ja) 1985-05-30 1985-05-30 デ−タ転送制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11700985A JPS61273656A (ja) 1985-05-30 1985-05-30 デ−タ転送制御方式

Publications (2)

Publication Number Publication Date
JPS61273656A true JPS61273656A (ja) 1986-12-03
JPH0477939B2 JPH0477939B2 (https=) 1992-12-09

Family

ID=14701199

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11700985A Granted JPS61273656A (ja) 1985-05-30 1985-05-30 デ−タ転送制御方式

Country Status (1)

Country Link
JP (1) JPS61273656A (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05225042A (ja) * 1992-02-14 1993-09-03 Fujitsu Ltd アドレス変換制御回路

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5713561A (en) * 1980-06-27 1982-01-23 Hitachi Ltd Memory device
JPS584465A (ja) * 1981-06-30 1983-01-11 Fujitsu Ltd アドレス制御方式
JPS58213321A (ja) * 1982-06-03 1983-12-12 Omron Tateisi Electronics Co デ−タ転送方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5713561A (en) * 1980-06-27 1982-01-23 Hitachi Ltd Memory device
JPS584465A (ja) * 1981-06-30 1983-01-11 Fujitsu Ltd アドレス制御方式
JPS58213321A (ja) * 1982-06-03 1983-12-12 Omron Tateisi Electronics Co デ−タ転送方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05225042A (ja) * 1992-02-14 1993-09-03 Fujitsu Ltd アドレス変換制御回路

Also Published As

Publication number Publication date
JPH0477939B2 (https=) 1992-12-09

Similar Documents

Publication Publication Date Title
US6978338B2 (en) PCI extended function interface and PCI device using the same
US5724529A (en) Computer system with multiple PC card controllers and a method of controlling I/O transfers in the system
US4158227A (en) Paged memory mapping with elimination of recurrent decoding
KR100209853B1 (ko) 플래시메모리카드
US5581787A (en) Processing system and method for allocating address space among adapters using slot ID and address information unique to the adapter's group
US5561820A (en) Bridge for interfacing buses in computer system with a direct memory access controller having dynamically configurable direct memory access channels
US5857083A (en) Bus interfacing device for interfacing a secondary peripheral bus with a system having a host CPU and a primary peripheral bus
SE8405456L (sv) Mycket snabbt minnes- och minnesforvaltningssystem
US4695948A (en) Bus to bus converter using a RAM for multiple address mapping
JPS6133225B2 (https=)
JPS63116258A (ja) デ−タ処理システム
JPS61273656A (ja) デ−タ転送制御方式
JPH01298457A (ja) コンピュータシステム
US11061642B2 (en) Multi-core audio processor with flexible memory allocation
JPH08235105A (ja) コンピュータ・システム
JPS61217861A (ja) デ−タ処理方式
JPH0227696B2 (ja) Johoshorisochi
JPH01277946A (ja) ワード長可変記憶装置
SU1417003A1 (ru) Устройство адресации оперативной пам ти
JPH03283188A (ja) メモリ・システム
JPS62114053A (ja) 情報処理装置
JPH054707B2 (https=)
JP2612715B2 (ja) アドレスバス制御装置
JPH09259069A (ja) アドレス変換装置
JPS62126455A (ja) 入出力ポ−ト

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees