JPS61240664A - Semiconductor device - Google Patents

Semiconductor device

Info

Publication number
JPS61240664A
JPS61240664A JP60081862A JP8186285A JPS61240664A JP S61240664 A JPS61240664 A JP S61240664A JP 60081862 A JP60081862 A JP 60081862A JP 8186285 A JP8186285 A JP 8186285A JP S61240664 A JPS61240664 A JP S61240664A
Authority
JP
Japan
Prior art keywords
chip
frame member
resin
bonded
stage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP60081862A
Other languages
Japanese (ja)
Inventor
Masao Takehiro
Toyoshige Kawashima
Eiji Yokota
Yoshihiro Utouyama
Takaharu Bito
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP60081862A priority Critical patent/JPS61240664A/en
Publication of JPS61240664A publication Critical patent/JPS61240664A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/04Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/315Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the encapsulation having a cavity
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4899Auxiliary members for wire connectors, e.g. flow-barriers, reinforcing structures, spacers, alignment aids
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/922Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222Sequential connecting processes
    • H01L2224/92242Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0132Binary Alloys
    • H01L2924/01322Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16152Cap comprising a cavity for hosting the device, e.g. U-shaped cap

Abstract

PURPOSE:To eliminate occurrence of stress and to enable to apply resin-molding also to a semiconductor chip with a larger chip size, by defining an air gap above the chip face by covering the chip with a cap. CONSTITUTION:After a chip 2 is die-bonded on a stage 3 of a lead frame using Au-Si eutectic crystal 8, an insulating frame member 9 is bonded to the stage 3. Next, pads around the chip 2 and tips of inner leads are wire-bonded using Au wire 10. A cover 12 which has adhesive 11 applied onto the end face and which is made of the same material as the frame member 9, is aligned with the frame member 9 and is heated to be cured, so that the chip 2 is hermetically sealed by the frame member and cover. In this resin package, the chip 2 is being isolated from the molding resin 13 by the cap consisting of the frame member 9 and cover 12 and a cavity is defined over the chip 2 put on the stage 3, so that stress does not occur and resin-molding is possible regardless of the chip size.
JP60081862A 1985-04-17 1985-04-17 Semiconductor device Pending JPS61240664A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60081862A JPS61240664A (en) 1985-04-17 1985-04-17 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60081862A JPS61240664A (en) 1985-04-17 1985-04-17 Semiconductor device

Publications (1)

Publication Number Publication Date
JPS61240664A true JPS61240664A (en) 1986-10-25

Family

ID=13758286

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60081862A Pending JPS61240664A (en) 1985-04-17 1985-04-17 Semiconductor device

Country Status (1)

Country Link
JP (1) JPS61240664A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63244655A (en) * 1987-03-31 1988-10-12 Toshiba Corp Plastic molded type integrated circuit device
US5430250A (en) * 1991-12-20 1995-07-04 Vlsi Technology, Inc. Wire support and guide
FR2723258A1 (en) * 1994-07-27 1996-02-02 Sat Gallium arsenide bare chip encapsulation for high frequency hybrid circuit

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63244655A (en) * 1987-03-31 1988-10-12 Toshiba Corp Plastic molded type integrated circuit device
US5430250A (en) * 1991-12-20 1995-07-04 Vlsi Technology, Inc. Wire support and guide
FR2723258A1 (en) * 1994-07-27 1996-02-02 Sat Gallium arsenide bare chip encapsulation for high frequency hybrid circuit

Similar Documents

Publication Publication Date Title
JPS6427249A (en) Resin seal type semiconductor device and manufacture thereof
JPH03204965A (en) Resin-sealed semiconductor device
JPS61166051A (en) Resin seal type semiconductor device
JPS6171649A (en) Ic package
SG89283A1 (en) Method of preparing an electronic package by co-curing adhesive and encapsulant
JPH01502868A (en)
JPS61240664A (en) Semiconductor device
JPS61236130A (en) Semiconductor device
JPS5916357A (en) Semiconductor device
JPH04114455A (en) Semiconductor device and mounting structure thereof
JPS63107156A (en) Resin packaged type semiconductor device
JPS62154769A (en) Semiconductor device
JPS6053060A (en) Semiconductor device and manufacture thereof
JPS61152053A (en) Lead frame, semiconductor device incorporating said lead frame, and manufacture thereof
JPH0251259A (en) Semiconductor device and its manufacture
JPS61218150A (en) Semiconductor device, lead frame used therefor and manufacture thereof
JPS61236144A (en) Resin-molded semiconductor device
KR200150506Y1 (en) Ceramic package
JPH01135055A (en) Resin-sealed semiconductor device
KR920003481A (en) Method for packaging ferroelectric devices and apparatus manufactured thereby
JPH04317360A (en) Resin sealed semiconductor device
JPS59155151A (en) Resin-sealed semiconductor device
JPS645079A (en) Semiconductor light emitting device
JPH01201947A (en) Semiconductor device
JPS62234355A (en) Semiconductor device