JPS61108172A - 薄膜トランジスタの製造方法 - Google Patents
薄膜トランジスタの製造方法Info
- Publication number
- JPS61108172A JPS61108172A JP59230705A JP23070584A JPS61108172A JP S61108172 A JPS61108172 A JP S61108172A JP 59230705 A JP59230705 A JP 59230705A JP 23070584 A JP23070584 A JP 23070584A JP S61108172 A JPS61108172 A JP S61108172A
- Authority
- JP
- Japan
- Prior art keywords
- gate insulating
- insulating film
- thin film
- semiconductor layer
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
- H10D30/674—Thin-film transistors [TFT] characterised by the active materials
- H10D30/675—Group III-V materials, Group II-VI materials, Group IV-VI materials, selenium or tellurium
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
- H10D30/6729—Thin-film transistors [TFT] characterised by the electrodes
- H10D30/6737—Thin-film transistors [TFT] characterised by the electrodes characterised by the electrode materials
- H10D30/6739—Conductor-insulator-semiconductor electrodes
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59230705A JPS61108172A (ja) | 1984-11-01 | 1984-11-01 | 薄膜トランジスタの製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59230705A JPS61108172A (ja) | 1984-11-01 | 1984-11-01 | 薄膜トランジスタの製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61108172A true JPS61108172A (ja) | 1986-05-26 |
| JPH0578948B2 JPH0578948B2 (https=) | 1993-10-29 |
Family
ID=16912019
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59230705A Granted JPS61108172A (ja) | 1984-11-01 | 1984-11-01 | 薄膜トランジスタの製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61108172A (https=) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0534530A3 (en) * | 1991-09-23 | 1996-08-28 | Koninkl Philips Electronics Nv | Method of manufacturing a device whereby a substance is implanted into a body |
| EP1005073A1 (en) * | 1998-11-27 | 2000-05-31 | Murata Manufacturing Co., Ltd. | Method of forming dielectric thin film pattern and method of forming laminate pattern comprising dielectric thin film and conductive thin film |
-
1984
- 1984-11-01 JP JP59230705A patent/JPS61108172A/ja active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0534530A3 (en) * | 1991-09-23 | 1996-08-28 | Koninkl Philips Electronics Nv | Method of manufacturing a device whereby a substance is implanted into a body |
| EP1005073A1 (en) * | 1998-11-27 | 2000-05-31 | Murata Manufacturing Co., Ltd. | Method of forming dielectric thin film pattern and method of forming laminate pattern comprising dielectric thin film and conductive thin film |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0578948B2 (https=) | 1993-10-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH048943B2 (https=) | ||
| JPH0640550B2 (ja) | 薄膜トランジスタの製造方法 | |
| JPS63168052A (ja) | 薄膜トランジスタとその製造方法 | |
| US4654959A (en) | Method for the manufacture of thin film transistors | |
| JPH05291220A (ja) | 半導体装置の製造方法 | |
| JPS61108172A (ja) | 薄膜トランジスタの製造方法 | |
| JP2000124457A (ja) | 多結晶シリコン薄膜の平坦化方法 | |
| GB2044994A (en) | Thin film transistors | |
| CN214012946U (zh) | 一种二维半导体晶体管结构 | |
| JPH06209010A (ja) | 薄膜トランジスタの製造方法 | |
| JPS60170261A (ja) | 薄膜トランジスタの構成方法 | |
| JPH0888363A (ja) | 半導体装置及びその製造方法 | |
| JPS5921193B2 (ja) | 電界効果トランジスタの製造方法 | |
| JPH0447970B2 (https=) | ||
| JPS6167268A (ja) | 薄膜トランジスタ及びその製造方法 | |
| JPS61121366A (ja) | 薄膜トランジスタの製造方法 | |
| JPH0951098A (ja) | 薄膜トランジスタおよびその製造方法 | |
| JPH0494179A (ja) | 酸化物超伝導薄膜デバイスの作製方法 | |
| JP2630304B2 (ja) | 電界効果型トランジスタのゲート電極形成方法 | |
| JPH05343687A (ja) | 薄膜トランジスタ | |
| JPH0845962A (ja) | 半導体装置の製造方法 | |
| KR940007667B1 (ko) | 리세스 게이트 갈륨비소 전계효과 트랜지스터의 제조방법 | |
| JPH0348670B2 (https=) | ||
| JPS63158875A (ja) | 薄膜トランジスタの製造方法 | |
| JPS5852351B2 (ja) | 半導体装置の製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |