JPS6051151B2 - デ−タ処理システム - Google Patents
デ−タ処理システムInfo
- Publication number
- JPS6051151B2 JPS6051151B2 JP55031490A JP3149080A JPS6051151B2 JP S6051151 B2 JPS6051151 B2 JP S6051151B2 JP 55031490 A JP55031490 A JP 55031490A JP 3149080 A JP3149080 A JP 3149080A JP S6051151 B2 JPS6051151 B2 JP S6051151B2
- Authority
- JP
- Japan
- Prior art keywords
- bus
- signal
- information
- nexus
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000012545 processing Methods 0.000 title claims description 20
- 238000012546 transfer Methods 0.000 claims description 19
- 230000004044 response Effects 0.000 claims description 2
- 230000006870 function Effects 0.000 description 10
- 238000010586 diagram Methods 0.000 description 4
- 239000004020 conductor Substances 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 230000003993 interaction Effects 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 230000004913 activation Effects 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 238000002405 diagnostic procedure Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
- G06F13/374—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control using a self-select method with individual priority code comparator
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
- G06F13/4217—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with synchronous protocol
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
- Multi Processors (AREA)
- Microcomputers (AREA)
- Information Transfer Systems (AREA)
- Memory System (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US1935179A | 1979-03-12 | 1979-03-12 | |
| US19351 | 1979-03-12 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS55134427A JPS55134427A (en) | 1980-10-20 |
| JPS6051151B2 true JPS6051151B2 (ja) | 1985-11-12 |
Family
ID=21792737
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP55031490A Expired JPS6051151B2 (ja) | 1979-03-12 | 1980-03-12 | デ−タ処理システム |
Country Status (10)
| Country | Link |
|---|---|
| JP (1) | JPS6051151B2 (it) |
| AU (1) | AU542538B2 (it) |
| BR (1) | BR8001527A (it) |
| CA (1) | CA1143853A (it) |
| DE (1) | DE3009529A1 (it) |
| ES (1) | ES489424A0 (it) |
| FR (1) | FR2451601A1 (it) |
| GB (1) | GB2044967A (it) |
| IT (1) | IT1129639B (it) |
| SE (1) | SE8001908L (it) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| AU576348B2 (en) * | 1984-02-29 | 1988-08-25 | Measurex Corporation | Processing information |
| US4669056A (en) * | 1984-07-31 | 1987-05-26 | International Business Machines Corporation | Data processing system with a plurality of processors accessing a common bus to interleaved storage |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US2997896A (en) * | 1958-10-08 | 1961-08-29 | Preston Martin | Variable speed drives |
| US3999170A (en) * | 1975-01-08 | 1976-12-21 | Hewlett-Packard Company | Multiple access interconnect system |
| DE2846488A1 (de) * | 1977-10-25 | 1979-05-03 | Digital Equipment Corp | Datenverarbeitungssystem |
-
1980
- 1980-03-11 SE SE8001908A patent/SE8001908L/ not_active Application Discontinuation
- 1980-03-11 ES ES489424A patent/ES489424A0/es active Granted
- 1980-03-12 CA CA000347498A patent/CA1143853A/en not_active Expired
- 1980-03-12 DE DE19803009529 patent/DE3009529A1/de not_active Withdrawn
- 1980-03-12 GB GB8008339A patent/GB2044967A/en not_active Withdrawn
- 1980-03-12 JP JP55031490A patent/JPS6051151B2/ja not_active Expired
- 1980-03-12 FR FR8005575A patent/FR2451601A1/fr active Pending
- 1980-03-12 IT IT20544/80A patent/IT1129639B/it active
- 1980-03-12 BR BR8001527A patent/BR8001527A/pt unknown
- 1980-03-12 AU AU56376/80A patent/AU542538B2/en not_active Ceased
Also Published As
| Publication number | Publication date |
|---|---|
| DE3009529A1 (de) | 1980-09-25 |
| JPS55134427A (en) | 1980-10-20 |
| FR2451601A1 (fr) | 1980-10-10 |
| SE8001908L (sv) | 1980-09-13 |
| BR8001527A (pt) | 1980-11-11 |
| ES8103407A1 (es) | 1981-02-16 |
| AU542538B2 (en) | 1985-02-28 |
| ES489424A0 (es) | 1981-02-16 |
| CA1143853A (en) | 1983-03-29 |
| IT8020544A0 (it) | 1980-03-12 |
| IT1129639B (it) | 1986-06-11 |
| AU5637680A (en) | 1980-09-18 |
| GB2044967A (en) | 1980-10-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4488217A (en) | Data processing system with lock-unlock instruction facility | |
| US5001624A (en) | Processor controlled DMA controller for transferring instruction and data from memory to coprocessor | |
| US3940743A (en) | Interconnecting unit for independently operable data processing systems | |
| US5119480A (en) | Bus master interface circuit with transparent preemption of a data transfer operation | |
| US4961140A (en) | Apparatus and method for extending a parallel synchronous data and message bus | |
| CA2050129C (en) | Dynamic bus arbitration with grant sharing each cycle | |
| US4030075A (en) | Data processing system having distributed priority network | |
| US5555425A (en) | Multi-master bus arbitration system in which the address and data lines of the bus may be separately granted to individual masters | |
| US4763249A (en) | Bus device for use in a computer system having a synchronous bus | |
| US5535341A (en) | Apparatus and method for determining the status of data buffers in a bridge between two buses during a flush operation | |
| US4706190A (en) | Retry mechanism for releasing control of a communications path in digital computer system | |
| US4661905A (en) | Bus-control mechanism | |
| US4209839A (en) | Shared synchronous memory multiprocessing arrangement | |
| JPS60186956A (ja) | デジタルデ−タ処理システムの入／出力部のためのバツフア装置 | |
| JPS6112303B2 (it) | ||
| US4495564A (en) | Multi sub-channel adapter with single status/address register | |
| EP0301610B1 (en) | Data processing apparatus for connection to a common communication path in a data processing system | |
| JPS5922251B2 (ja) | 多数未完情報要求を与えるシステム | |
| JPH08255124A (ja) | データ処理システムおよび方法 | |
| WO1998032063A2 (en) | Method and apparatus for zero latency bus transactions | |
| JPS5875232A (ja) | 多重取出しバス・サイクル操作を与えるシステム | |
| JPH0683763A (ja) | 中央アービタをスレーブアービタに変換する方法およびシステム | |
| US6604159B1 (en) | Data release to reduce latency in on-chip system bus | |
| JPH0198048A (ja) | 周辺装置制御装置およびアダプタ・インターフェース | |
| US5241661A (en) | DMA access arbitration device in which CPU can arbitrate on behalf of attachment having no arbiter |