JPS60221758A - Exposing method by reducing projection - Google Patents

Exposing method by reducing projection

Info

Publication number
JPS60221758A
JPS60221758A JP60030353A JP3035385A JPS60221758A JP S60221758 A JPS60221758 A JP S60221758A JP 60030353 A JP60030353 A JP 60030353A JP 3035385 A JP3035385 A JP 3035385A JP S60221758 A JPS60221758 A JP S60221758A
Authority
JP
Japan
Prior art keywords
reticle
mask
patterns
reduction projection
pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP60030353A
Other languages
Japanese (ja)
Inventor
Takao Kawanabe
川那部 隆生
Soichi Tsuuzawa
通沢 壮一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP60030353A priority Critical patent/JPS60221758A/en
Publication of JPS60221758A publication Critical patent/JPS60221758A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/70Microphotolithographic exposure; Apparatus therefor
    • G03F7/70058Mask illumination systems
    • G03F7/70066Size and form of the illuminated area in the mask plane, e.g. reticle masking blades or blinds
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/70Microphotolithographic exposure; Apparatus therefor
    • G03F7/70425Imaging strategies, e.g. for increasing throughput or resolution, printing product fields larger than the image field or compensating lithography- or non-lithography errors, e.g. proximity correction, mix-and-match, stitching or double patterning
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/70Microphotolithographic exposure; Apparatus therefor
    • G03F7/70425Imaging strategies, e.g. for increasing throughput or resolution, printing product fields larger than the image field or compensating lithography- or non-lithography errors, e.g. proximity correction, mix-and-match, stitching or double patterning
    • G03F7/70433Layout for increasing efficiency or for compensating imaging errors, e.g. layout of exposure fields for reducing focus errors; Use of mask features for increasing efficiency or for compensating imaging errors

Abstract

PURPOSE:To shorten as a whole the work time by a reducing projection aligner, by executing an exposure by using a reticle having plural patterns. CONSTITUTION:Patterns A-C of each different kind are provided in an effective area in a reticle 4. The reticle 4 is fixed in a supporting frame 6 in a reducing projection aligner, a shielding plate 7 is opened and closed, and a selective projection of each different pattern A-C is executed.

Description

【発明の詳細な説明】 本発明は露光方法、特に縮小投影露光方法などに関する
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to an exposure method, particularly to a reduction projection exposure method.

半導体装置の製造において、半導体基板表面の選択的な
拡散、酸化、エツチングのために基板表面に塗布された
有機感光剤への光学処理のためにマスクアライナが使用
される。
In the manufacture of semiconductor devices, mask aligners are used for optical processing of organic photosensitizers applied to the surface of a semiconductor substrate for selective diffusion, oxidation, and etching of the surface of the substrate.

従来のマスクアライナを投影方式により大別すると、(
1)マスクのパターンをウェハ面に1=1の比で投影さ
せる方式及び(2)マスクのパターンを例えば1/10
に縮小してウェハ面に移動投影する方式とがあ、る。こ
のうち(1)は一つのマスタマスク(又はレチクル)に
例えば200チップ分のパターンを配列したものを使用
するもので投光時間は約10秒と短いが被処理物と同寸
法の微細なパターンであるため解像度に限界があり、精
密なパターンのマスクの製作が困難である。これに対し
て(2)は第1図に示すように一つのマスク1に一つの
チップに対する約10倍の寸法を有するパターン2を配
列したものを使用するので極めて高い精度のものが得ら
れ、投光用光量も少なくてすむが、第2図に示すように
一つのウェハ3に対してマスクをXY方向に相対移動さ
せながら例えば200チップ分の投影を順次行なうため
処理時間が長く。
Conventional mask aligners can be broadly categorized by projection method: (
1) A method in which the mask pattern is projected onto the wafer surface at a ratio of 1=1, and (2) a method in which the mask pattern is projected at a ratio of 1/10, for example.
There is a method of reducing the size and moving and projecting it onto the wafer surface. Of these, (1) uses a pattern for, say, 200 chips arranged on one master mask (or reticle), and the light projection time is short, about 10 seconds, but the pattern is fine and has the same size as the object to be processed. Therefore, there is a limit to resolution, making it difficult to manufacture masks with precise patterns. On the other hand, (2) uses a mask 1 in which a pattern 2 having a size approximately 10 times that of one chip is arranged as shown in FIG. 1, so extremely high precision can be obtained. Although the amount of light for projection can be small, the processing time is long because, as shown in FIG. 2, projection of, for example, 200 chips is sequentially performed while moving the mask relative to one wafer 3 in the X and Y directions.

例えば20分を要する。このような縮小投影露光方法は
少量生産品種、特急試作品種のごとく大量につくるより
も速急につくることな要求される場合に特に問題となる
For example, it takes 20 minutes. Such a reduction projection exposure method is particularly problematic in cases where production is required more quickly than in large quantities, such as for small-volume production items or express prototype items.

たとえば、レチクル上の1つのパターンをウェハ上へ縮
小投影露光していく方法については、電子材料1983
年、3月号、P72〜P78に記載されている。
For example, a method of reducing projection exposure of one pattern on a reticle onto a wafer is described in Electronic Materials 1983.
It is described in the March issue of 2007, pages 72-78.

本発明は上記した従来技術の問題点を解決するべくなさ
れたものであり、本発明の目的は縮小投影アライナによ
る作業時間な全体的に短縮できる露光方法などを提供す
ることにある。
The present invention has been made to solve the problems of the prior art described above, and an object of the present invention is to provide an exposure method that can reduce the overall working time using a reduction projection aligner.

上記目的な達成するため本発明の一実施例は一枚のレチ
クル内の有効領域に複数個の品種の異なるパターンを配
置することにより同じ工程で2品種以上を同時に処理し
、工程全体な短縮化することなどを要旨とする。
In order to achieve the above object, one embodiment of the present invention processes two or more types at the same time in the same process by arranging different patterns of multiple types in the effective area within one reticle, thereby shortening the overall process. The main point is what to do.

第3図に本発明の一実施例に使用する縮小投影アライナ
用マスクの構造の一例を示す。同図において、4はレチ
クル、5の一点鎖線内はレチクル内の有効領域すなわち
縮小レンズの有効径を示す。
FIG. 3 shows an example of the structure of a mask for a reduction projection aligner used in an embodiment of the present invention. In the figure, reference numeral 4 indicates a reticle, and the area within the dashed dotted line 5 indicates the effective area within the reticle, that is, the effective diameter of the reduction lens.

この有効領域内に複数個の品種の異なるパターンA、B
、Cが設けられる。このA、B、Cは処理される半導体
ウェハ表面の同じ層に属し、同じ工程で処理されるもの
である。
Different patterns A and B of multiple products within this effective area
, C are provided. These A, B, and C belong to the same layer on the surface of the semiconductor wafer to be processed, and are processed in the same process.

このようなレチクルを使用することにより、第5図(a
lに示すように3品種のパターンを同時にウェハ内に焼
き込むことができ、従来、一つのレチクルで1つのパタ
ーンしかないために3品種のパターンの焼付けにはその
3倍の手間と時間が必要であったが、本発明の一実施例
では1回ですみ、工程数が大幅に短縮できる。同図(b
l 、 (clは1つのレチクルにおける品種の異なる
パターンな2種又は1種のみ取出して選択的に焼付ける
場合で、選択用マスク(遮蔽板)を使用する。
By using such a reticle, the image shown in FIG.
As shown in Figure 1, three types of patterns can be printed on the wafer at the same time; conventionally, one reticle has only one pattern, so printing three types of patterns requires three times as much effort and time. However, in one embodiment of the present invention, only one step is required, and the number of steps can be significantly reduced. The same figure (b
l, (cl is a case where two or only one pattern of different types is extracted from one reticle and selectively printed, and a selection mask (shielding plate) is used.

第4図は本発明の一実施例に使用する縮小投影アライナ
におけるマスク支持枠6を示し、支持枠中にマスク(レ
チクル)4を固定し、遮蔽板7を開閉することによって
マスクの異なるパターンごとの選択的投影を可能とした
ものである。
FIG. 4 shows a mask support frame 6 in a reduction projection aligner used in one embodiment of the present invention. A mask (reticle) 4 is fixed in the support frame, and by opening and closing the shielding plate 7, different patterns of the mask can be adjusted. This enables selective projection of images.

このような本発明の一実施例の露光方法によれば、縮小
投影露光方式の長所である精度の良さを有するとともに
、異なる品種のパターンを同時に焼付けることにより少
量の多種生産の場合の工程−数を短縮することが可能と
なった。又、本発明の一実施例によ杵は縮小投影露光方
法芒拍弁や(、複、数個の品種の異なるパターンな有す
るレチクルを使用し、異なるパターンごとの選択的投影
を行なうことにより、その際マスクセツティング時間を
節約することができ特に少量の試作品を特急に処理する
場合などに有効である。
According to the exposure method of the embodiment of the present invention, it has the high precision that is an advantage of the reduction projection exposure method, and also has the advantage of printing different types of patterns at the same time, thereby simplifying the process for small-lot, multi-product production. It became possible to shorten the number. In addition, according to an embodiment of the present invention, the punch uses a reduction projection exposure method such as a reticle with multiple different patterns and performs selective projection for each different pattern. In this case, mask setting time can be saved, which is particularly effective when processing small quantities of prototypes on an urgent basis.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は従来の縮小投影アライナ用マスクの形態を示す
平面図、第2図は縮小投影アライナの原理的構造を示す
概略図、第3図は本発明の一実施例に使用する縮小投影
アライナ用マスクの形態を示す平面図、第4図は本発明
の一実施例に使用する縮小投影アライナのマスク支持部
な示す概略断面図、第5図(a)(b)(c)は本発明
の一実施例における縮小投影用マスクの異種パターンを
選択的に取出す方法の一部の形態を示す平面図である。 1・・・マスク、2・・・パターン、3・・・ウエノ)
、4・・・レチクル、5・・・有効領域、6・・・マス
ク支持枠、7・・・開閉する遮蔽板、A、B、C・・・
品種ごとに異なるパターン。
Fig. 1 is a plan view showing the form of a conventional reduction projection aligner mask, Fig. 2 is a schematic diagram showing the principle structure of a reduction projection aligner, and Fig. 3 is a reduction projection aligner used in an embodiment of the present invention. FIG. 4 is a schematic sectional view showing the mask support portion of a reduction projection aligner used in an embodiment of the present invention, and FIGS. FIG. 3 is a plan view illustrating a part of a method for selectively extracting different types of patterns from a reduction projection mask according to an embodiment of the present invention. 1...Mask, 2...Pattern, 3...Ueno)
, 4... Reticle, 5... Effective area, 6... Mask support frame, 7... Shielding plate to open and close, A, B, C...
Different patterns for each variety.

Claims (1)

【特許請求の範囲】 1、 レチクル上のパターンを縮小してウェハ上に露光
する縮小投影露光方法において、複数のパターンを有す
るレチクルを用いて露光することを特徴とする縮小投影
露光方法。 2、上記縮小投影露光方法において、上記レチクル上の
複数のパターンを一括露光することを特徴とする特許請
求の範囲第1項記載の縮小投影露光方法。 3、上記縮小投影露光方法において、上記レチクル上の
複数のパターンから少なくとも1つのパターンを選択露
光することを特徴とする特許請求の範囲第1項記載の縮
小投影露光方法。
Claims: 1. A reduction projection exposure method in which a pattern on a reticle is reduced and exposed onto a wafer, the reduction projection exposure method being characterized in that exposure is performed using a reticle having a plurality of patterns. 2. The reduction projection exposure method according to claim 1, wherein in the reduction projection exposure method, a plurality of patterns on the reticle are exposed at once. 3. The reduction projection exposure method according to claim 1, wherein in the reduction projection exposure method, at least one pattern from a plurality of patterns on the reticle is selectively exposed.
JP60030353A 1985-02-20 1985-02-20 Exposing method by reducing projection Pending JPS60221758A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60030353A JPS60221758A (en) 1985-02-20 1985-02-20 Exposing method by reducing projection

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60030353A JPS60221758A (en) 1985-02-20 1985-02-20 Exposing method by reducing projection

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP3548779A Division JPS55129333A (en) 1979-03-28 1979-03-28 Scale-down projection aligner and mask used for this

Publications (1)

Publication Number Publication Date
JPS60221758A true JPS60221758A (en) 1985-11-06

Family

ID=12301483

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60030353A Pending JPS60221758A (en) 1985-02-20 1985-02-20 Exposing method by reducing projection

Country Status (1)

Country Link
JP (1) JPS60221758A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4748478A (en) * 1985-12-19 1988-05-31 Nippon Kogaku K. K. Projection exposure apparatus

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4748478A (en) * 1985-12-19 1988-05-31 Nippon Kogaku K. K. Projection exposure apparatus
DE3643578C2 (en) * 1985-12-19 2002-03-21 Nikon Corp Projection exposure device and method for its operation

Similar Documents

Publication Publication Date Title
JPS55129333A (en) Scale-down projection aligner and mask used for this
JPH09134870A (en) Method and device for forming pattern
JPS60109228A (en) Projection exposing device
JP2006072100A (en) Projection exposing device
JPS60221757A (en) Mask for exposure
JPS60221758A (en) Exposing method by reducing projection
JPH01293616A (en) Manufacture of semiconductor integrated circuit
JPH03237459A (en) Exposing method for semiconductor wafer and reticule for step exposing
JPH01234850A (en) Photomask for semiconductor integrated circuit
JPH01134919A (en) Optical stepper
JP2002373845A (en) Electron beam exposure method and apparatus thereof
JP2545431B2 (en) Lithography reticle and reticle pattern transfer method
JPS61102738A (en) Method of forming pattern for resist film
JP2715462B2 (en) Reticle and method of manufacturing semiconductor device using the same
JPS6379318A (en) Reduction projection exposure method
JPS5839015A (en) Manufacture of semiconductor device
JP2647835B2 (en) Wafer exposure method
JPH022556A (en) Stepper reticle for semiconductor device manufacture
JPS61249057A (en) Photomask
JPH05291108A (en) Manufacture of semiconductor integrated circuit using pattern exposure
JPH03120817A (en) Exposure system of semiconductor device
JPS6214428A (en) Reduction projection type exposure method
JPH05275310A (en) Fabrication of semiconductor device
JPH06208220A (en) Formation of mask pattern
JPH023221A (en) Multi-design wafer