JPS60153649A - 検出回路 - Google Patents

検出回路

Info

Publication number
JPS60153649A
JPS60153649A JP59011228A JP1122884A JPS60153649A JP S60153649 A JPS60153649 A JP S60153649A JP 59011228 A JP59011228 A JP 59011228A JP 1122884 A JP1122884 A JP 1122884A JP S60153649 A JPS60153649 A JP S60153649A
Authority
JP
Japan
Prior art keywords
circuit
input signal
data
register
multiplexed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59011228A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0467381B2 (enrdf_load_stackoverflow
Inventor
Hiroyuki Noguchi
野口　浩幸
Kazuo Wani
一夫 和仁
Toshiyuki Yamamoto
山元　利行
Tetsumasa Ooyama
大山　哲政
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59011228A priority Critical patent/JPS60153649A/ja
Publication of JPS60153649A publication Critical patent/JPS60153649A/ja
Publication of JPH0467381B2 publication Critical patent/JPH0467381B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/16—Time-division multiplex systems in which the time allocation to individual channels within a transmission cycle is variable, e.g. to accommodate varying complexity of signals, to vary number of channels transmitted
    • H04J3/1682—Allocation of channels according to the instantaneous demands of the users, e.g. concentrated multiplexers, statistical multiplexers

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Dc Digital Transmission (AREA)
  • Monitoring And Testing Of Transmission In General (AREA)
JP59011228A 1984-01-24 1984-01-24 検出回路 Granted JPS60153649A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59011228A JPS60153649A (ja) 1984-01-24 1984-01-24 検出回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59011228A JPS60153649A (ja) 1984-01-24 1984-01-24 検出回路

Publications (2)

Publication Number Publication Date
JPS60153649A true JPS60153649A (ja) 1985-08-13
JPH0467381B2 JPH0467381B2 (enrdf_load_stackoverflow) 1992-10-28

Family

ID=11772086

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59011228A Granted JPS60153649A (ja) 1984-01-24 1984-01-24 検出回路

Country Status (1)

Country Link
JP (1) JPS60153649A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH0467381B2 (enrdf_load_stackoverflow) 1992-10-28

Similar Documents

Publication Publication Date Title
KR840004282A (ko) 동기회로
US5132991A (en) Frame error detection system
JPS60153649A (ja) 検出回路
US5235603A (en) System for determining loss of activity on a plurality of data lines
JPH0514301A (ja) ポインタ処理回路
JP2776391B2 (ja) ポインタ処理装置
JPH03190437A (ja) 入力信号周波数異常検出回路
JP2531720B2 (ja) デジタル多重変換装置の同期回路方式
JPH0714184B2 (ja) クロックダウン検出回路
JP3063291B2 (ja) 回線監視回路
SU961155A1 (ru) Резервированный делитель частоты следовани импульсов
JPS61101139A (ja) シンク検出装置
JP2616409B2 (ja) ポインタ処理回路
SU849419A1 (ru) Цифровой частотный дискриминатор
JPS62181540A (ja) 同期式デ−タ入力回路
JPH02118800A (ja) 警報検出回路
JPS6177438A (ja) バツフア回路の動作監視方式
JPH02166846A (ja) マルチフレーム検出回路
JPS63151237A (ja) フレ−ム同期保護回路
JPS6238629A (ja) フレ−ム同期方法
JPH02180442A (ja) 多重同期回路
JPH0481030A (ja) フレーム同期回路
JPH0685791A (ja) 伝送エラー監視装置
JPS59186451A (ja) デ−タ伝送方式
JPS6059872A (ja) フレ−ム同期方式