JPS60143020A - カウンタ・デコ−ダ - Google Patents
カウンタ・デコ−ダInfo
- Publication number
- JPS60143020A JPS60143020A JP58251294A JP25129483A JPS60143020A JP S60143020 A JPS60143020 A JP S60143020A JP 58251294 A JP58251294 A JP 58251294A JP 25129483 A JP25129483 A JP 25129483A JP S60143020 A JPS60143020 A JP S60143020A
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- power supply
- counter
- output terminal
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/003—Modifications for increasing the reliability for protection
- H03K19/00315—Modifications for increasing the reliability for protection in field-effect transistor circuits
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58251294A JPS60143020A (ja) | 1983-12-29 | 1983-12-29 | カウンタ・デコ−ダ |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58251294A JPS60143020A (ja) | 1983-12-29 | 1983-12-29 | カウンタ・デコ−ダ |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60143020A true JPS60143020A (ja) | 1985-07-29 |
| JPH0548007B2 JPH0548007B2 (enrdf_load_stackoverflow) | 1993-07-20 |
Family
ID=17220664
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58251294A Granted JPS60143020A (ja) | 1983-12-29 | 1983-12-29 | カウンタ・デコ−ダ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60143020A (enrdf_load_stackoverflow) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02114717A (ja) * | 1988-10-25 | 1990-04-26 | Fujitsu Ltd | 半導体記憶装置 |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5522238A (en) * | 1978-07-31 | 1980-02-16 | Fujitsu Ltd | Decoder circuit |
| JPS58196729A (ja) * | 1982-05-11 | 1983-11-16 | Matsushita Electric Ind Co Ltd | C―mos多入力ゲート回路 |
-
1983
- 1983-12-29 JP JP58251294A patent/JPS60143020A/ja active Granted
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5522238A (en) * | 1978-07-31 | 1980-02-16 | Fujitsu Ltd | Decoder circuit |
| JPS58196729A (ja) * | 1982-05-11 | 1983-11-16 | Matsushita Electric Ind Co Ltd | C―mos多入力ゲート回路 |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02114717A (ja) * | 1988-10-25 | 1990-04-26 | Fujitsu Ltd | 半導体記憶装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0548007B2 (enrdf_load_stackoverflow) | 1993-07-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH08251014A (ja) | ダイナミック論理回路を有する装置及びその装置の製造方法並びに信号の処理方法 | |
| JPH0360218A (ja) | 半導体集積回路 | |
| US4837466A (en) | Delay circuit | |
| US5602497A (en) | Precharged adiabatic pipelined logic | |
| JPH0159772B2 (enrdf_load_stackoverflow) | ||
| JP2003102166A (ja) | チャージポンプ回路 | |
| JPS60143020A (ja) | カウンタ・デコ−ダ | |
| JPH06152374A (ja) | 出力回路 | |
| JP3629146B2 (ja) | Rc遅延回路 | |
| US6621305B2 (en) | Partial swing low power CMOS logic circuits | |
| JP3813307B2 (ja) | パストランジスタ論理回路 | |
| KR960035646A (ko) | 반도체 메모리 디바이스용 논리 회로 | |
| JPH0465571B2 (enrdf_load_stackoverflow) | ||
| KR900006541B1 (ko) | 다입력 cmos 게이트회로와 그것을 사용한 카운터·디코우더 | |
| JPH0574854B2 (enrdf_load_stackoverflow) | ||
| JPH0432572B2 (enrdf_load_stackoverflow) | ||
| JPH0626312B2 (ja) | 多入力cmosゲ−ト回路 | |
| JPH06105875B2 (ja) | 半導体集積論理回路 | |
| JP3354708B2 (ja) | 半導体昇圧回路 | |
| JPS6216299A (ja) | シフトレジスタ | |
| JPS58207726A (ja) | 半導体回路 | |
| JPH0541091A (ja) | 半導体集積回路 | |
| JPH01307315A (ja) | パワーオンリセット回路 | |
| JP2734009B2 (ja) | 電圧変換回路 | |
| JP2527199Y2 (ja) | Icのテストモード設定回路 |