JPS60142429A - 仮想計算機システムのi/o実行方法および装置 - Google Patents
仮想計算機システムのi/o実行方法および装置Info
- Publication number
- JPS60142429A JPS60142429A JP58250362A JP25036283A JPS60142429A JP S60142429 A JPS60142429 A JP S60142429A JP 58250362 A JP58250362 A JP 58250362A JP 25036283 A JP25036283 A JP 25036283A JP S60142429 A JPS60142429 A JP S60142429A
- Authority
- JP
- Japan
- Prior art keywords
- channel
- virtual
- interrupt
- instruction
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58250362A JPS60142429A (ja) | 1983-12-28 | 1983-12-28 | 仮想計算機システムのi/o実行方法および装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58250362A JPS60142429A (ja) | 1983-12-28 | 1983-12-28 | 仮想計算機システムのi/o実行方法および装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60142429A true JPS60142429A (ja) | 1985-07-27 |
| JPH0567973B2 JPH0567973B2 (cs) | 1993-09-28 |
Family
ID=17206790
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58250362A Granted JPS60142429A (ja) | 1983-12-28 | 1983-12-28 | 仮想計算機システムのi/o実行方法および装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60142429A (cs) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63178359A (ja) * | 1987-01-20 | 1988-07-22 | Hitachi Ltd | チヤネルパスグル−プ管理方式 |
| JPS6459434A (en) * | 1987-08-29 | 1989-03-07 | Fujitsu Ltd | Input/output control system for virtual computer |
| JP2009258798A (ja) * | 2008-04-11 | 2009-11-05 | Nec Corp | 仮想マシンシステム、ホスト計算機、i/oカード、仮想マシン構築方法およびプログラム |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS58181149A (ja) * | 1982-04-16 | 1983-10-22 | Hitachi Ltd | 計算機システムの制御方式 |
-
1983
- 1983-12-28 JP JP58250362A patent/JPS60142429A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS58181149A (ja) * | 1982-04-16 | 1983-10-22 | Hitachi Ltd | 計算機システムの制御方式 |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63178359A (ja) * | 1987-01-20 | 1988-07-22 | Hitachi Ltd | チヤネルパスグル−プ管理方式 |
| JPS6459434A (en) * | 1987-08-29 | 1989-03-07 | Fujitsu Ltd | Input/output control system for virtual computer |
| JP2009258798A (ja) * | 2008-04-11 | 2009-11-05 | Nec Corp | 仮想マシンシステム、ホスト計算機、i/oカード、仮想マシン構築方法およびプログラム |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0567973B2 (cs) | 1993-09-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| AU613823B2 (en) | Virtual computer system having improved input/output interrupt control | |
| US4347565A (en) | Address control system for software simulation | |
| EP0300516B1 (en) | Digital data processing system | |
| US4455602A (en) | Digital data processing system having an I/O means using unique address providing and access priority control techniques | |
| US4525780A (en) | Data processing system having a memory using object-based information and a protection scheme for determining access rights to such information | |
| US4493027A (en) | Method of performing a call operation in a digital data processing system having microcode call and return operations | |
| US4445177A (en) | Digital data processing system utilizing a unique arithmetic logic unit for handling uniquely identifiable addresses for operands and instructions | |
| JPS58151655A (ja) | 情報処理装置 | |
| AU593570B2 (en) | Digital data processing system | |
| US11301283B1 (en) | Virtualization extension modules | |
| JPH0242569A (ja) | ベクター処理システムに用いる文脈スイッチング方法及び装置 | |
| JPH08278886A (ja) | データ処理システムでの拡張システム管理操作のための方法およびシステム | |
| JPS6013501B2 (ja) | 仮想計算機システムにおけるチヤネルアドレス制御方式 | |
| JPH06168179A (ja) | 非同期コプロセッサによるデータ移動方法および装置 | |
| JPH0430053B2 (cs) | ||
| US5291581A (en) | Apparatus and method for synchronization of access to main memory signal groups in a multiprocessor data processing system | |
| GB2083254A (en) | Address translation and generation mechanism in information processing system | |
| Mayer | The architecture of the Burroughs B5000: 20 years later and still ahead of the times? | |
| GB2216306A (en) | Load and synchronize computer architecture and process | |
| US5003468A (en) | Guest machine execution control system for virutal machine system | |
| US5218678A (en) | System and method for atomic access to an input/output device with direct memory access | |
| JPS60142429A (ja) | 仮想計算機システムのi/o実行方法および装置 | |
| KR0136111B1 (ko) | 데이터요소의 수정장치 및 그 방법 | |
| US4816992A (en) | Method of operating a data processing system in response to an interrupt | |
| EP0301707A2 (en) | Apparatus and method for providing an extended processing environment on nonmicrocoded data processing system |