JPS5983052U - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPS5983052U
JPS5983052U JP18016782U JP18016782U JPS5983052U JP S5983052 U JPS5983052 U JP S5983052U JP 18016782 U JP18016782 U JP 18016782U JP 18016782 U JP18016782 U JP 18016782U JP S5983052 U JPS5983052 U JP S5983052U
Authority
JP
Japan
Prior art keywords
semiconductor
heat dissipation
pellet
resin material
semiconductor equipment
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP18016782U
Other languages
English (en)
Japanese (ja)
Other versions
JPH0351979Y2 (en:Method
Inventor
小関　隆之
Original Assignee
日本電気ホームエレクトロニクス株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本電気ホームエレクトロニクス株式会社 filed Critical 日本電気ホームエレクトロニクス株式会社
Priority to JP18016782U priority Critical patent/JPS5983052U/ja
Publication of JPS5983052U publication Critical patent/JPS5983052U/ja
Application granted granted Critical
Publication of JPH0351979Y2 publication Critical patent/JPH0351979Y2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements

Landscapes

  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
JP18016782U 1982-11-29 1982-11-29 半導体装置 Granted JPS5983052U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18016782U JPS5983052U (ja) 1982-11-29 1982-11-29 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18016782U JPS5983052U (ja) 1982-11-29 1982-11-29 半導体装置

Publications (2)

Publication Number Publication Date
JPS5983052U true JPS5983052U (ja) 1984-06-05
JPH0351979Y2 JPH0351979Y2 (en:Method) 1991-11-08

Family

ID=30390716

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18016782U Granted JPS5983052U (ja) 1982-11-29 1982-11-29 半導体装置

Country Status (1)

Country Link
JP (1) JPS5983052U (en:Method)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02290032A (ja) * 1989-12-14 1990-11-29 Hitachi Ltd レジンモールド型半導体装置の製造方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02290032A (ja) * 1989-12-14 1990-11-29 Hitachi Ltd レジンモールド型半導体装置の製造方法

Also Published As

Publication number Publication date
JPH0351979Y2 (en:Method) 1991-11-08

Similar Documents

Publication Publication Date Title
JPS5983052U (ja) 半導体装置
JPS5858342U (ja) 混成集積回路
JPS5937737U (ja) 集積回路塔載ボ−ド
JPS59191742U (ja) 半導体装置
JPS5933254U (ja) 半導体装置
JPS5978647U (ja) プリント基板
JPS59132641U (ja) 半導体装置用基板
JPS5920643U (ja) 半導体装置
JPS587336U (ja) 薄膜集積回路装置
JPS6122368U (ja) 半導体装置
JPS58155835U (ja) 半導体装置
JPS5883149U (ja) 半導体装置
JPS6134750U (ja) 半導体装置
JPS5942044U (ja) 絶縁型半導体装置
JPS5958941U (ja) 半導体装置
JPS58114049U (ja) 半導体装置
JPS6078158U (ja) 混成集積回路基板
JPS5885341U (ja) 印刷基板
JPS60174253U (ja) 混成集積回路装置
JPS593490U (ja) 中継端子
JPS5929826U (ja) 表面波フイルタ
JPS58173243U (ja) 半導体装置
JPS5829848U (ja) 半導体装置
JPS5872847U (ja) 電子装置
JPS5858346U (ja) 半導体装置