JPS596641A - パリテイチエツク方式 - Google Patents
パリテイチエツク方式Info
- Publication number
- JPS596641A JPS596641A JP57115681A JP11568182A JPS596641A JP S596641 A JPS596641 A JP S596641A JP 57115681 A JP57115681 A JP 57115681A JP 11568182 A JP11568182 A JP 11568182A JP S596641 A JPS596641 A JP S596641A
- Authority
- JP
- Japan
- Prior art keywords
- parity
- bit
- data
- rom2
- parity check
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1076—Parity data used in redundant arrays of independent storages, e.g. in RAID systems
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Detection And Correction Of Errors (AREA)
- Error Detection And Correction (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57115681A JPS596641A (ja) | 1982-07-03 | 1982-07-03 | パリテイチエツク方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57115681A JPS596641A (ja) | 1982-07-03 | 1982-07-03 | パリテイチエツク方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS596641A true JPS596641A (ja) | 1984-01-13 |
| JPS6347374B2 JPS6347374B2 (https=) | 1988-09-21 |
Family
ID=14668635
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57115681A Granted JPS596641A (ja) | 1982-07-03 | 1982-07-03 | パリテイチエツク方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS596641A (https=) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5193637A (https=) * | 1975-02-14 | 1976-08-17 |
-
1982
- 1982-07-03 JP JP57115681A patent/JPS596641A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5193637A (https=) * | 1975-02-14 | 1976-08-17 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6347374B2 (https=) | 1988-09-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5073853A (en) | Watchdog circuit for monitoring programs and detecting infinite loops using a changing multibit word for timer reset | |
| JPH04315332A (ja) | 誤り訂正装置 | |
| US5875295A (en) | Instruction format for ensuring safe execution of display list | |
| JP2606862B2 (ja) | 単−エラー検出・訂正方式 | |
| JPS596641A (ja) | パリテイチエツク方式 | |
| JPH06138992A (ja) | コンピュータゲーム・システム用インタフエイス装置 | |
| US5359719A (en) | Address range setting method and apparatus for a computer expansion card | |
| JPH0758478B2 (ja) | 1ビット反転エラーの処理方式 | |
| US6047396A (en) | Digital data storage system including phantom bit storage locations | |
| JPS59129994A (ja) | コンピユ−タの制御プログラムチエツク方式 | |
| KR940007422B1 (ko) | 버퍼레지스터를 사용하지 않는 rs 복호시스템 | |
| JP2861435B2 (ja) | パイプライン形演算装置 | |
| KR930002854B1 (ko) | 오류 정정방법 및 장치 | |
| JPH05108496A (ja) | パトロール制御方式 | |
| EP0392563A2 (en) | Microcode testing method and apparatus therefor | |
| JPH01252025A (ja) | 誤り訂正回路 | |
| JPS5638636A (en) | Data processing unit | |
| SU410461A1 (https=) | ||
| JPH0652002A (ja) | データチェック方法及び回路 | |
| KR970050869A (ko) | 디스크 플레이어의 에러정정 장치 및 방법 | |
| JPS5552598A (en) | Data processor | |
| JPH07182514A (ja) | ヒストグラム構築回路 | |
| JPS60214660A (ja) | 可変長デ−タ受信解析回路 | |
| JPS63231626A (ja) | 情報処理装置 | |
| JPS5875928A (ja) | ル−プカウント方式 |