JPS5952557B2 - Manufacturing method for printed wiring boards - Google Patents

Manufacturing method for printed wiring boards

Info

Publication number
JPS5952557B2
JPS5952557B2 JP15593281A JP15593281A JPS5952557B2 JP S5952557 B2 JPS5952557 B2 JP S5952557B2 JP 15593281 A JP15593281 A JP 15593281A JP 15593281 A JP15593281 A JP 15593281A JP S5952557 B2 JPS5952557 B2 JP S5952557B2
Authority
JP
Japan
Prior art keywords
electroless plating
circuit
etching
synthetic resin
insulating substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP15593281A
Other languages
Japanese (ja)
Other versions
JPS5856383A (en
Inventor
宏 高橋
宏一 津山
信夫 魚津
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Resonac Corp
Original Assignee
Hitachi Chemical Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Chemical Co Ltd filed Critical Hitachi Chemical Co Ltd
Priority to JP15593281A priority Critical patent/JPS5952557B2/en
Publication of JPS5856383A publication Critical patent/JPS5856383A/en
Publication of JPS5952557B2 publication Critical patent/JPS5952557B2/en
Expired legal-status Critical Current

Links

Landscapes

  • Manufacturing Of Printed Wiring (AREA)

Description

【発明の詳細な説明】 本発明は、印刷配線板の製造法、詳しくは、少なくとも
無電解メッキを含む回路形成工程で回路を形成させる印
刷配線板の製造法に関し、その目的は、無電解メッキ触
媒を含有する絶縁基板を化学蝕刻し、析出した無電解メ
ッキ層と強固な接着が得られる印刷配線板の製造法を提
供するものである。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a method for manufacturing a printed wiring board, and more particularly, to a method for manufacturing a printed wiring board in which a circuit is formed in a circuit forming process that includes at least electroless plating. The present invention provides a method for manufacturing a printed wiring board in which an insulating substrate containing a catalyst is chemically etched and strong adhesion is obtained with the deposited electroless plating layer.

近年、印刷配線板の製造法として、少なくとも無電解メ
ッキを含む回路形成工程で回路を形成させる方法(アデ
ィティブ法)が広く行なわれるようになつてきた。
In recent years, as a method for manufacturing printed wiring boards, a method (additive method) in which a circuit is formed in a circuit forming step that includes at least electroless plating has become widely used.

このアディティブ法には、絶縁基板を化学蝕刻した後回
路が形成される部分以外に無電解メッキレジストを被覆
するか、又は、絶縁基板の回路が形成される部分以外に
無電解メッキレジストを被覆した後化学蝕刻を行い、無
電解メッキ液に浸漬して回路を形成する方法(フルアデ
ィティブ法)と、絶縁基板を化学蝕刻し無電解メッキ液
に浸漬して基板全面に無電解メッキ層を形成した後、回
路が形成される部分以外に電気メッキレジストを被覆し
電気メッキにより回路部に厚づけメッキを施し、レジス
トを剥離し、更にクイックエッチングにより回路部以外
の無電解メッキ層を除去する方法(セミアディティブ法
)が行なわれている。
This additive method involves chemically etching the insulating substrate and then coating the area other than where the circuit will be formed with electroless plating resist, or coating the area of the insulating substrate with electroless plating resist other than the area where the circuit will be formed. There is a method in which a circuit is formed by post-chemical etching and immersion in an electroless plating solution (full additive method), and a method in which an insulating substrate is chemically etched and immersed in an electroless plating solution to form an electroless plating layer on the entire surface of the board. After that, the area other than the area where the circuit will be formed is coated with electroplating resist, the circuit area is thickly plated by electroplating, the resist is peeled off, and the electroless plating layer other than the circuit area is removed by quick etching ( Semi-additive method) is being used.

これらの方法はいずれも絶縁基板を化学蝕刻後、無電解
メッキを施すものであり、この場合、絶縁基板の、少な
くとも回路が形成される部分の合成樹脂層に予じめ、無
電解メッキ触媒を含有させておくことが有効かつ合理的
である。すなわち、絶縁基板全体にわたり、又、絶縁基
板の表面層のみに、更には、絶縁基板の回路が形成され
る部分のみに無電解メッキ触媒を予じめ含有させておく
のである。
In both of these methods, electroless plating is applied after chemically etching the insulating substrate. In this case, an electroless plating catalyst is applied in advance to the synthetic resin layer of the insulating substrate, at least in the part where the circuit will be formed. It is effective and reasonable to include it. That is, the electroless plating catalyst is preliminarily contained throughout the insulating substrate, only in the surface layer of the insulating substrate, and further only in the portion of the insulating substrate where the circuit is formed.

無電解メッキを析出させるためにはか・るメッキ触媒が
合成樹脂表面に活性状態で露頭していなければならない
が、合成樹脂層に含有させた状態では、触媒粒子は通常
合成樹脂に包み囲まれており活性状態にはない。
In order to deposit electroless plating, the galvanic plating catalyst must be exposed in an active state on the surface of the synthetic resin, but when contained in the synthetic resin layer, the catalyst particles are usually wrapped and surrounded by the synthetic resin. and is not in an active state.

メッキ触媒を露頭させる方法として、合成樹脂表面を化
学蝕刻液により蝕刻する方法が有効であり、この工程は
、また析出メッキが合成樹脂層と強固に接着するための
表面凹凸粗化形状を作るためにも重要である。
An effective way to expose the plating catalyst is to etch the surface of the synthetic resin with a chemical etching solution.This process also creates a roughened surface that allows the deposited plating to firmly adhere to the synthetic resin layer. It is also important.

無電解メッキの前処理として表面粗化を行う化学蝕刻液
は一般に酸化性酸溶液が使用され、ク口ム酸一硫酸系蝕
刻液は合成樹脂層を蝕刻して表面に凹凸粗化形状を作る
ことが知られている。
Oxidizing acid solutions are generally used as chemical etchants to roughen the surface as a pre-treatment for electroless plating, and sulfuric acid monosulfate-based etchants etch the synthetic resin layer to create an uneven and roughened shape on the surface. It is known.

ところがこの系は良好な粗化形状を作るにもか・わらず
合成樹脂中のメツキ触媒を露頭するだけではなく、溶解
あるいは不活性化してしまうためか無電解メツキの析出
を著しく妨げるか、あるいは全くメツキ析出を行わない
欠点があり実用化出来ない一方導電回路を形成させる合
成樹脂層の表面が酸化されやすく、粗化凹凸を作りやす
い組成例えばジエン系合成ゴムが合成樹脂中に50重量
%以上含有しているジエン系合成ゴムーフエノール樹脂
接着剤などである場合には、クロム酸一硫酸系蝕刻液を
使用することなく、タロムトホウフツ化水素酸系を使用
することも可能である。
However, although this system produces a good roughened shape, it not only exposes the plating catalyst in the synthetic resin, but also dissolves or inactivates it, which significantly impedes the precipitation of electroless plating, or On the other hand, the surface of the synthetic resin layer that forms the conductive circuit is easily oxidized and roughened and uneven. For example, diene-based synthetic rubber is contained in the synthetic resin in an amount of 50% by weight or more. In the case of a diene-based synthetic rubber-phenol resin adhesive, etc., it is also possible to use a taromtohydroborfluoric acid-based etching solution without using a chromic acid monosulfuric acid-based etching solution.

しかしながらジエン系合成ゴムを多量に含有した合成樹
脂層を有する基板は印刷配線板の電気特性、耐熱性ある
いは表面硬度を低下させるため実用上の制限を伴い好ま
しくない。クロム酸一ホウフツ化水素酸系蝕刻液は合成
樹脂中の露頭したメツキ触媒を損うことはないが、印刷
配線板の要求性能が高度化するにつれて基板合成樹脂中
のジエン系合成ゴム含量を少なくすることや含まないこ
とが望まれている。
However, a substrate having a synthetic resin layer containing a large amount of diene-based synthetic rubber is undesirable because it lowers the electrical properties, heat resistance, or surface hardness of the printed wiring board, resulting in practical limitations. A chromic acid monobofluoric acid-based etchant does not damage the exposed plating catalyst in the synthetic resin, but as the required performance of printed wiring boards becomes more sophisticated, the content of diene-based synthetic rubber in the substrate synthetic resin is reduced. It is desirable to include it or not include it.

本発明はこのような点に鑑みてなされたもの:で、少な
くとも回路が形成される部分に無電解メツキ触媒を含有
する絶縁基板を化学蝕刻し、少なくとも無電解メツキを
含む回路形成工程で回路を形成させる印刷配線板の製造
法に於て、絶縁基板をクロム酸、硫酸系の蝕刻液で化学
蝕刻した後、.クロム酸−ホウフツ化水素酸系の蝕刻液
で化学蝕刻することを特徴とするものである。
The present invention has been made in view of the above points.The present invention is made by chemically etching an insulating substrate containing an electroless plating catalyst at least in a portion where a circuit is to be formed, and forming a circuit in a circuit forming process including at least electroless plating. In the method for manufacturing printed wiring boards, after an insulating substrate is chemically etched with a chromic acid or sulfuric acid-based etching solution,... It is characterized by chemical etching using a chromic acid-hydroboric acid based etching solution.

すなわち本発明は無電解メツキ触媒を含有している絶縁
基板合成樹脂層をメツキに適した表面凹凸形状を作る化
学蝕刻工程においてクロムト硫;酸系蝕刻液で化学蝕刻
したのち、クロム酸−ホウフツ化水素酸系の蝕刻液で化
学蝕刻することによリメツキ触媒の触媒作用を損うこと
なく無電解メツキに適した粗化凹凸形状を形成するもの
で、メツキ導電回路の接着強さにすぐれた印刷配線板を
z製造しうるものである。
That is, the present invention involves chemically etching an insulating substrate synthetic resin layer containing an electroless plating catalyst with a chromium sulfuric acid-based etching solution in a chemical etching process to create a surface roughness suitable for plating, and then chemically etching the insulating substrate synthetic resin layer containing an electroless plating catalyst with a chromium sulfuric acid-based etching solution. By chemically etching with a hydrogen acid-based etching solution, a roughened uneven shape suitable for electroless plating is formed without impairing the catalytic action of the replating catalyst, and printing with excellent adhesive strength for plating conductive circuits. It is possible to manufacture wiring boards in multiple sizes.

特に合成樹脂層がジエン系合成ゴムの少ない、あるいは
熱硬化性樹脂含量が多い場合、すなわち、基板の電気特
性や耐熱性および表面硬度の高い印刷配線板が要求され
る場合に極めて有効な方法である。絶縁基板の合成樹脂
中に含有させるメツキ触媒はパラジウムあるいはパラジ
ウム化合物、または、スズあるいはスズ化合物を前記パ
ラジウムあるいはパラジウム化合物と併用した混合物が
使用できる。
This method is particularly effective when the synthetic resin layer has a low content of diene-based synthetic rubber or a high content of thermosetting resin, that is, when printed wiring boards with high electrical properties, high heat resistance, and high surface hardness are required. be. As the plating catalyst contained in the synthetic resin of the insulating substrate, palladium or a palladium compound, or a mixture in which tin or a tin compound is used in combination with the palladium or palladium compound can be used.

この場合、必要とする触媒含量は合成樹脂中に0.00
6重量%以上10重量%以下、好ましくは0.02〜2
重量%の範囲で使用できるが、使用量が微量であるため
、予め有機溶媒を使用して合成樹脂中に混練り分散させ
た状態、あるいは無機充填材に吸着させた状態で使用す
ることが出来る。クロム酸一硫酸系蝕刻液は、重クロム
酸カリウム、重クロム酸ナトリウム、無水クロム酸など
のクロム化合物と硫酸との水溶液が使用できるが、塩酸
やりん酸を併用して使用することも出来る。クロム酸−
ホウフツ化水素系蝕刻液は、前記クロム化合物と、ホウ
フツ化水素酸との水溶液が使用でき、いずれも80℃以
下に加温して使用することが出来る。合成樹脂層の化学
蝕刻は導電回路を形成する部分以外を無電解メツキレジ
ストで被覆する場合は、その工程の前、すなわち、絶縁
基板の合成樹脂層全体を蝕刻してから必要部分にメツキ
レジストを施しても、あるいは、メツキレジストを被覆
してから導電回路形成部分の合成樹脂層を蝕刻してもよ
い。
In this case, the required catalyst content in the synthetic resin is 0.00
6% by weight or more and 10% by weight or less, preferably 0.02-2
It can be used in a range of % by weight, but since the amount used is very small, it can be used after being kneaded and dispersed in a synthetic resin using an organic solvent or adsorbed onto an inorganic filler. . As the chromic acid monosulfate-based etching solution, an aqueous solution of sulfuric acid and a chromium compound such as potassium dichromate, sodium dichromate, or chromic anhydride can be used, but hydrochloric acid or phosphoric acid can also be used in combination. Chromic acid-
As the hydroborofluoride-based etching solution, an aqueous solution of the above-mentioned chromium compound and hydroborofluoric acid can be used, and both can be used after being heated to 80° C. or lower. When chemically etching the synthetic resin layer, if parts other than those forming conductive circuits are to be covered with electroless plating resist, the plating resist should be applied to the necessary parts before that step, that is, after etching the entire synthetic resin layer of the insulating substrate. Alternatively, the synthetic resin layer of the conductive circuit forming portion may be etched after being coated with a plating resist.

後者の場合は、メツキレジストが蝕刻液に浸蝕されない
疎水性のレジストを使用することが好ましい。実施例
1 絶縁基板のコアに所定の部品搭載用スルホール穴あけを
行つた鉄板を使用し、鉄板の絶縁化のための合成樹脂層
として、エポキシ樹脂および炭酸カルシウムを主成分と
し、ジエン系合成ゴム15重量%以下、無電解メツキの
触媒として、塩化パラジウムをエポキシ樹脂溶液に混練
りして分散させた混合物を含有させた粉体塗料(日立化
成工業(株)製PC−10549)を用いて前記鉄板に
静電塗装し加熱硬化して絶縁基板を作成した。
In the latter case, it is preferable to use a hydrophobic resist that is not corroded by the etching solution. Example
1. An iron plate with predetermined through-holes for mounting parts is used in the core of the insulating board, and a synthetic resin layer for insulating the iron plate is made of epoxy resin and calcium carbonate as main components, and 15% by weight of diene-based synthetic rubber. Hereinafter, a powder coating (PC-10549 manufactured by Hitachi Chemical Co., Ltd.) containing a mixture of palladium chloride kneaded and dispersed in an epoxy resin solution as a catalyst for electroless plating was used to statically coat the iron plate. An insulating substrate was created by electro-coating and heat curing.

この基板表面の鉛筆硬度(JISK54OO)は4H以
上であつた。この基板の回路形成部以外の部分をエポキ
シ樹脂を主成分とする熱硬化型メツキレジスト (4)
立化成工業(株)製HGM−02BK)をスクリーン印
刷し加熱硬化した。次いで重クロム酸カリウム50gハ
、無水クロム酸50g/1および濃硫酸360m1/l
の水溶液からなる蝕刻液を用いて40゜±2℃で13分
間浸漬したのち、重クロム酸ナトリウム20gを48%
ホウフツ化水素酸11に溶解して作成した蝕刻液中に4
0℃7分間浸漬して蝕刻し、水洗中和を行つたのち無電
解メツキ浴(4)立化成工業(株)製CC4バス)に約
30時間浸漬した。凡そ35μm厚さの導電回路が形成
された。水洗乾燥後JISC648lにもとずいて導電
回路の引き剥し強さを測定した結果、1.9〜2.0k
g/Cmの値を有していた。蝕刻後の基板合成樹脂表面
および断面を走査型,電子顕微鏡で観察すると、凡そ1
0〜20μm深さの均一な凹凸形状を形成していた。比
較例 1 実施例1に使用した絶縁基板を、実施例1に使用した重
クロム酸カリウム、無水クロム酸、濃硫酸から成る蝕刻
液のみで40℃5分処理したもの40℃20分処理した
もの、50℃5分処理したもの50℃20分処理したも
のについて無電解メツキ浴CC一4バスに浸漬したが3
0時間、および50時間経過後もメツキが析出しなかつ
た.1,蝕刻後の合成樹脂表面および断面は実施例1に
較べると凹凸形状がや・大きい他は特別な差異はみられ
ず均一な粗化形状を示していた。
The pencil hardness (JISK54OO) of the surface of this substrate was 4H or higher. A thermosetting plating resist whose main component is epoxy resin is applied to the parts other than the circuit forming part of this board (4)
HGM-02BK (manufactured by Rikkasei Kogyo Co., Ltd.) was screen printed and cured by heating. Next, add 50 g of potassium dichromate, 50 g/l of chromic acid anhydride and 360 ml/l of concentrated sulfuric acid.
After immersion for 13 minutes at 40° ± 2°C in an etching solution consisting of an aqueous solution of
4 in an etching solution prepared by dissolving 11 in hydroborofluoric acid.
The sample was immersed at 0° C. for 7 minutes for etching, washed with water for neutralization, and then immersed in an electroless plating bath (4) CC4 bath manufactured by Rikkasei Kogyo Co., Ltd. for about 30 hours. A conductive circuit approximately 35 μm thick was formed. After washing with water and drying, the peel strength of the conductive circuit was measured based on JISC648l, and the results were 1.9 to 2.0 k.
It had a value of g/Cm. When observing the surface and cross section of the substrate synthetic resin after etching using a scanning electron microscope, it was found that approximately 1
A uniform uneven shape with a depth of 0 to 20 μm was formed. Comparative Example 1 The insulating substrate used in Example 1 was treated with only the etching solution of potassium dichromate, chromic anhydride, and concentrated sulfuric acid used in Example 1 at 40°C for 5 minutes.Those treated at 40°C for 20 minutes. , those treated at 50°C for 5 minutes and those treated at 50°C for 20 minutes were immersed in an electroless plating bath CC-14 bath.
No plating was deposited even after 0 and 50 hours. 1. Compared to Example 1, the surface and cross section of the synthetic resin after etching showed a uniform roughened shape with no particular difference other than slightly larger irregularities.

実施例 2 絶縁基板として、メツキ触媒を含有している積,層板(
4)立化成工業(株)LP−147F)にメツキ触媒を
含み、ジエン系合成ゴムーフエノール樹脂を主成分とす
る接着剤(4)立化成工業(株)HA−04)を塗布し
、乾燥硬化したのち所定のスルホール穴あけを行つて基
板を作成した。
Example 2 As an insulating substrate, a laminated plate containing a plating catalyst (
4) Apply an adhesive (4) Ritsukasei Kogyo Co., Ltd. HA-04) containing a metal catalyst and containing a diene synthetic rubber-phenol resin as the main component to Ritsukasei Kogyo Co., Ltd. LP-147F) and dry. After curing, predetermined through holes were punched to create a substrate.

この接着剤面の鉛筆.硬度はHB程度であつた。次いで
、重クロム酸カリウム15g/1、濃硫酸500m1ハ
、濃塩酸15m1ハの水溶液からなる蝕刻液を用いて4
0±2℃で10分間浸漬して蝕刻したのち重クロム酸ナ
トリウム15g、無水クロム酸5gを48%ホウフツ化
水素酸11に溶解して作成した蝕刻液に40±2℃で5
分間浸漬蝕刻し、水洗中和後乾燥して水分除去した。
This adhesive-sided pencil. The hardness was about HB. Next, using an etching solution consisting of an aqueous solution of 15 g/1 potassium dichromate, 500 ml of concentrated sulfuric acid, and 15 ml of concentrated hydrochloric acid,
After etching by immersion at 0 ± 2°C for 10 minutes, the etching solution was prepared by dissolving 15 g of sodium dichromate and 5 g of chromic anhydride in 48% hydroborofluoric acid 11 at 40 ± 2°C.
It was immersed for a minute and etched, washed with water, neutralized, and then dried to remove water.

次いで導電回路部以外の部分を疎水性紫外線硬化型レジ
ストをスクリーン印刷により被覆硬化したのち無電解メ
ツキ浴CC−4バスに約30時間浸漬した。
Next, portions other than the conductive circuit portion were coated with a hydrophobic ultraviolet curable resist by screen printing and cured, and then immersed in an electroless plating bath CC-4 for about 30 hours.

凡そ35μm厚さの導電回路が形成された。導電回路の
引き剥し強さは2.0〜2.1kg/Cmの値を有して
いた。蝕刻後の接着剤面を走査型電子顕微鏡で観察する
と凡そ10μm深さの均一な凹凸形状を呈していた。
A conductive circuit approximately 35 μm thick was formed. The peel strength of the conductive circuit had a value of 2.0 to 2.1 kg/Cm. When the adhesive surface after etching was observed with a scanning electron microscope, it exhibited uniform unevenness with a depth of approximately 10 μm.

参考例 2 実施例2に使用した絶縁基板を実施例2で使用した重ク
ロム酸カリウム、濃硫酸、濃塩酸から成る蝕刻液のみで
40℃10分間、40℃20分間蝕刻処理品を無電解メ
ツキ浴CC−4バスに浸漬したが30時間経過後もメツ
キが析出しなかつた。
Reference Example 2 The insulating substrate used in Example 2 was electrolessly plated using only the etching solution consisting of potassium dichromate, concentrated sulfuric acid, and concentrated hydrochloric acid at 40°C for 10 minutes and at 40°C for 20 minutes. Although it was immersed in Bath CC-4, no plating was deposited even after 30 hours had passed.

なお蝕刻後の粗化凹凸形状はほ・゛実施例1にみられた
と同様な均一な凹凸形状が観察された。以上説明したよ
うに、従来無電解メツキ触媒を含有した絶縁基板を使用
して少なくとも無電解メツキを含む回路形成工程で導電
回路を形成させる場合に、クロム酸一硫酸系の蝕刻液で
は基板の合成樹脂層が十分に蝕刻されるにもか・わらず
メツキ触媒作用がなくなりメツキが析出しない欠点があ
つたが、本発明のようにクロム酸一硫酸系蝕刻を行つた
のちクロム酸−ホウフツ化水素酸系の蝕刻を行うことに
より必要十分な蝕刻作用と、メツキの析出が可能となつ
た。
The roughened uneven shape after etching was observed to be a uniform uneven shape similar to that seen in Example 1. As explained above, when forming a conductive circuit in a circuit formation process that includes at least electroless plating using an insulating substrate containing an electroless plating catalyst, a chromic acid monosulfuric acid-based etchant is used to synthesize the substrate. Although the resin layer was sufficiently etched, the plating catalytic effect was lost and the plating did not precipitate. By performing acid-based etching, it became possible to achieve the necessary and sufficient etching action and to deposit the plating.

Claims (1)

【特許請求の範囲】[Claims] 1 少なくとも回路が形成される部分に無電解メッキ触
媒を含有する絶縁基板を化学蝕刻し、少なくとも無電解
メッキを含む回路形成工程で回路を形成させる印刷配線
板の製造法に於て、絶縁基板をクロム酸、一硫酸系の蝕
刻液で化学蝕刻した後、クロム酸−ホウフッ化水素酸系
の蝕刻液で化学蝕刻することを特徴とする印刷配線板の
製造法。
1. In a method of manufacturing a printed wiring board, in which an insulating substrate containing an electroless plating catalyst is chemically etched in at least a portion where a circuit is formed, and a circuit is formed in a circuit forming process including at least electroless plating, the insulating substrate is A method for manufacturing a printed wiring board, which comprises chemically etching with a chromic acid or monosulfuric acid based etchant, and then chemically etching with a chromic acid-fluoroboric acid based etchant.
JP15593281A 1981-09-29 1981-09-29 Manufacturing method for printed wiring boards Expired JPS5952557B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15593281A JPS5952557B2 (en) 1981-09-29 1981-09-29 Manufacturing method for printed wiring boards

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15593281A JPS5952557B2 (en) 1981-09-29 1981-09-29 Manufacturing method for printed wiring boards

Publications (2)

Publication Number Publication Date
JPS5856383A JPS5856383A (en) 1983-04-04
JPS5952557B2 true JPS5952557B2 (en) 1984-12-20

Family

ID=15616658

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15593281A Expired JPS5952557B2 (en) 1981-09-29 1981-09-29 Manufacturing method for printed wiring boards

Country Status (1)

Country Link
JP (1) JPS5952557B2 (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59132191A (en) * 1983-01-18 1984-07-30 日立コンデンサ株式会社 Method of producing printed circuit board
JPS61163938A (en) * 1985-01-15 1986-07-24 Matsushita Electric Works Ltd Addition-type imide resin prepolymer, prepreg and laminated sheet
JPS61271327A (en) * 1985-05-25 1986-12-01 Matsushita Electric Works Ltd Addition-type imide resin prepolymer, prepreg and laminate
JPS6225126A (en) * 1985-07-25 1987-02-03 Matsushita Electric Works Ltd Addition-type imide resin prepolymer, prepreg and laminated board
JPS6241262A (en) * 1985-08-15 1987-02-23 Matsushita Electric Works Ltd Addition type imide resin prepolymer composition
JPS62172025A (en) * 1986-01-27 1987-07-29 Matsushita Electric Works Ltd Production of addition type imide resin prepolymer

Also Published As

Publication number Publication date
JPS5856383A (en) 1983-04-04

Similar Documents

Publication Publication Date Title
KR100188481B1 (en) Method for directly electroplating a dielectric substrate and plated substrate so produced
US4430154A (en) Method of producing printed circuit boards
US4574031A (en) Additive processing electroless metal plating using aqueous photoresist
JPS5830760B2 (en) Manufacturing method of printed circuit board
JPH07302965A (en) Manufacture of printed circuit board
JPS5952557B2 (en) Manufacturing method for printed wiring boards
KR100235930B1 (en) Printed wiring board and method for preparing the same
JPS6343470B2 (en)
JPH09246716A (en) Surface layer printed wiring board (slc) manufacturing method
JP3143707B2 (en) Mild basic accelerator for direct electroplating
US5207867A (en) Composition and method for improving the surface insulation resistance of a printed circuit
JPH0964538A (en) Production of printed wiring board
JP2624068B2 (en) Manufacturing method of printed wiring board
JPS5950239B2 (en) Manufacturing method of printed wiring board
JPH06316768A (en) Electroless plating method for fluorine containing polyimide resin
JPS5856386A (en) Method of producing printed circuit board
JPH0710028B2 (en) Printed board manufacturing method
JPS58157877A (en) Adhesive for electroless plating and method of using the same
JPH07316825A (en) Production of formed article of partially plated aromatic polyester liquid crystal polymer
JPS59995B2 (en) Printed wiring board manufacturing method
JPS60217695A (en) Method of treating before electroless plating and method of producing printed circuit board
JP3330410B2 (en) Manufacturing method of printed wiring board
JPH01132771A (en) Method for plating polyphenylene sulfide
EP0467199A2 (en) Preparation of printed circuit boards by metallization
JP2723090B2 (en) Manufacturing method of printed wiring board