JPS593771A - バツフアメモリ装置 - Google Patents

バツフアメモリ装置

Info

Publication number
JPS593771A
JPS593771A JP57111890A JP11189082A JPS593771A JP S593771 A JPS593771 A JP S593771A JP 57111890 A JP57111890 A JP 57111890A JP 11189082 A JP11189082 A JP 11189082A JP S593771 A JPS593771 A JP S593771A
Authority
JP
Japan
Prior art keywords
tag
data
address
access
parts
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57111890A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6135582B2 (cs
Inventor
Takashi Sakai
坂井　高志
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57111890A priority Critical patent/JPS593771A/ja
Publication of JPS593771A publication Critical patent/JPS593771A/ja
Publication of JPS6135582B2 publication Critical patent/JPS6135582B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP57111890A 1982-06-29 1982-06-29 バツフアメモリ装置 Granted JPS593771A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57111890A JPS593771A (ja) 1982-06-29 1982-06-29 バツフアメモリ装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57111890A JPS593771A (ja) 1982-06-29 1982-06-29 バツフアメモリ装置

Publications (2)

Publication Number Publication Date
JPS593771A true JPS593771A (ja) 1984-01-10
JPS6135582B2 JPS6135582B2 (cs) 1986-08-13

Family

ID=14572703

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57111890A Granted JPS593771A (ja) 1982-06-29 1982-06-29 バツフアメモリ装置

Country Status (1)

Country Link
JP (1) JPS593771A (cs)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5265351A (en) * 1989-12-18 1993-11-30 Daiwa Seiko, Inc. Ski boot having a carrying hanger provided on an outer member thereof

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5265351A (en) * 1989-12-18 1993-11-30 Daiwa Seiko, Inc. Ski boot having a carrying hanger provided on an outer member thereof

Also Published As

Publication number Publication date
JPS6135582B2 (cs) 1986-08-13

Similar Documents

Publication Publication Date Title
US7694077B2 (en) Multi-port integrated cache
EP0165822A2 (en) Memory access control system
US5097414A (en) Buffer-storage control system for simultaneously accessible partitions of tag and data blocks of buffer storage
JPS589277A (ja) デ−タ処理装置
JPS6118226B2 (cs)
JPH07113903B2 (ja) キャッシュ記憶制御方式
CA1277044C (en) Apparatus and method for providing a cache memory unit with a write operation utilizing two system clock cycles
US20120014202A1 (en) Memory device and method
US4835678A (en) Cache memory circuit for processing a read request during transfer of a data block
JPS593771A (ja) バツフアメモリ装置
US4561071A (en) Storage system having buffer storage
JP2636485B2 (ja) キャッシュ記憶装置
JPH029400Y2 (cs)
JPH0668022A (ja) ダイレクトメモリアクセス装置
JPH01280850A (ja) キヤツシユ装置およびそれを用いた情報処理装置
JP2576589B2 (ja) 仮想記憶アクセス制御方式
JPS5836434B2 (ja) バツフアメモリソウチ
JP2878160B2 (ja) 競合調停装置
JPH0447344B2 (cs)
JPH04245556A (ja) 命令メモリ
JPS59132483A (ja) アドレス変換装置
JPH04287251A (ja) メモリ装置
JPH08235062A (ja) キャッシュメモリ
JPH01300355A (ja) キャッシュメモリの制御方法及びその装置
JPH0321933B2 (cs)