JPS5931894B2 - 多相ｍｏｓ回路 - Google Patents

多相ｍｏｓ回路

Info

Publication number
JPS5931894B2
JPS5931894B2 JP52017854A JP1785477A JPS5931894B2 JP S5931894 B2 JPS5931894 B2 JP S5931894B2 JP 52017854 A JP52017854 A JP 52017854A JP 1785477 A JP1785477 A JP 1785477A JP S5931894 B2 JPS5931894 B2 JP S5931894B2
Authority
JP
Japan
Prior art keywords
coupled
pulse
gate
circuit
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP52017854A
Other languages
English (en)
Japanese (ja)
Other versions
JPS52119053A (en
Inventor
ギユンタ−・リントシユテ−ト
ダニエル・メリネツク
ヨハヒム・グロツセ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TDK Micronas GmbH
Original Assignee
Deutsche ITT Industries GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Deutsche ITT Industries GmbH filed Critical Deutsche ITT Industries GmbH
Publication of JPS52119053A publication Critical patent/JPS52119053A/ja
Publication of JPS5931894B2 publication Critical patent/JPS5931894B2/ja
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/01—Shaping pulses
    • H03K5/04—Shaping pulses by increasing duration; by decreasing duration
    • H03K5/05—Shaping pulses by increasing duration; by decreasing duration by the use of clock signals or other time reference signals

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Manipulation Of Pulses (AREA)
  • Pulse Circuits (AREA)
JP52017854A 1976-02-28 1977-02-22 多相ｍｏｓ回路 Expired JPS5931894B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE000P26082655 1976-02-28
DE19762608265 DE2608265C2 (de) 1976-02-28 1976-02-28 Mehrphasen-MOS-Schaltung zur Impulsdaueränderung

Publications (2)

Publication Number Publication Date
JPS52119053A JPS52119053A (en) 1977-10-06
JPS5931894B2 true JPS5931894B2 (ja) 1984-08-04

Family

ID=5971171

Family Applications (1)

Application Number Title Priority Date Filing Date
JP52017854A Expired JPS5931894B2 (ja) 1976-02-28 1977-02-22 多相ｍｏｓ回路

Country Status (4)

Country Link
JP (1) JPS5931894B2 (https=)
DE (1) DE2608265C2 (https=)
FR (1) FR2342585A1 (https=)
IT (1) IT1078248B (https=)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2753453C2 (de) * 1977-11-30 1982-01-28 Siemens AG, 1000 Berlin und 8000 München Digitaler Frequenzteiler
JPS6025929B2 (ja) * 1978-01-25 1985-06-21 ソニー株式会社 Ｐｗｍ変調回路
US4441037A (en) * 1980-12-22 1984-04-03 Burroughs Corporation Internally gated variable pulsewidth clock generator
DE3126747C2 (de) * 1981-07-01 1983-06-01 Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt Schaltungsanordnung zur Anpassung der Länge eintreffender Impulse
US4818894A (en) * 1987-03-09 1989-04-04 Hughes Aircraft Company Method and apparatus for obtaining high frequency resolution of a low frequency signal
US5293628A (en) * 1991-11-04 1994-03-08 Motorola, Inc. Data processing system which generates a waveform with improved pulse width resolution
US5530298A (en) * 1993-09-03 1996-06-25 Dresser Industries, Inc. Solid-state pulse generator
US5696994A (en) * 1995-05-26 1997-12-09 National Semiconductor Corporation Serial interface having control circuits for enabling or disabling N-channel or P-channel transistors to allow for operation in two different transfer modes
RU2191344C2 (ru) * 2000-07-24 2002-10-20 Государственное унитарное предприятие "Конструкторское бюро приборостроения" Система наведения управляемого снаряда и формирователь импульсов
DE102011080110B4 (de) * 2011-07-29 2018-10-31 Siemens Aktiengesellschaft Verfahren zum Erzeugen eines Taktsignals

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3440546A (en) * 1965-11-15 1969-04-22 Ibm Variable period and pulse width delay line pulse generating system

Also Published As

Publication number Publication date
FR2342585A1 (fr) 1977-09-23
FR2342585B1 (https=) 1982-04-02
IT1078248B (it) 1985-05-08
JPS52119053A (en) 1977-10-06
DE2608265B1 (de) 1977-09-08
DE2608265C2 (de) 1978-04-27

Similar Documents

Publication Publication Date Title
KR940007543B1 (ko) 고속 프로그램가능 분주기
US4354124A (en) Digital phase comparator circuit
JPH04503135A (ja) 高速プリスケーラ
JPS631779B2 (https=)
US4845727A (en) Divider circuit
JPS5931894B2 (ja) 多相ｍｏｓ回路
US6882190B2 (en) Apparatus for frequency dividing a master clock signal by a non-integer
US5189685A (en) Fast counter/divider and its use in a swallower counter
US3395352A (en) Asymmetric pulse train generator having means for reversing asymmetry
US6208179B1 (en) Dividing circuit and transistor stage therefor
US4045685A (en) Mos power stage for generating non-overlapping two-phase clock signals
US4513432A (en) Multiple self-contained logic gate counter circuit
US6133796A (en) Programmable divider circuit with a tri-state inverter
JP2577894B2 (ja) 擬似ランダム雑音符号発生回路
US4646331A (en) Electronic static switched-latch frequency divider circuit with odd number counting capability
JPS62111522A (ja) デイジタル回路
US6097783A (en) Dividing circuit for dividing by even numbers
KR910003755Y1 (ko) 프로그램 가능한 주파수 분주회로
JP4452063B2 (ja) ダイナミック型分周器
JPS6326565B2 (https=)
JP2754005B2 (ja) 多相パルス発生回路
KR840001223B1 (ko) 래치회로가 부착된 시프트 레지스터
JPH06260930A (ja) ５分周回路
SU842966A1 (ru) Ячейка пам ти дл регистра сдвига
JPH04302527A (ja) 計数回路