JPS59226545A - Synchronizing system for inter-network connection of digital line switching network - Google Patents

Synchronizing system for inter-network connection of digital line switching network

Info

Publication number
JPS59226545A
JPS59226545A JP10080783A JP10080783A JPS59226545A JP S59226545 A JPS59226545 A JP S59226545A JP 10080783 A JP10080783 A JP 10080783A JP 10080783 A JP10080783 A JP 10080783A JP S59226545 A JPS59226545 A JP S59226545A
Authority
JP
Japan
Prior art keywords
network
digital circuit
digital line
circuit switching
synchronization
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP10080783A
Other languages
Japanese (ja)
Inventor
Teijiro Komatsu
小松　禎治郎
Eiji Aoki
青木　栄司
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP10080783A priority Critical patent/JPS59226545A/en
Publication of JPS59226545A publication Critical patent/JPS59226545A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/062—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)

Abstract

PURPOSE:To connect digital line switching networks without changing respective synchronizing systems of digital line switching networks by connecting independent digital line switching networks through an information write/read device. CONSTITUTION:Data stored from a terminal 7 into a digital line network 1 is synchronized in a synchronizing device 5 by a synchronizing signal 8 supplied from a clock supply device 3 and is written in an information write/read device 6 through a gate circuit 10. Meanwhile, information written in the information write/read device 6 is read out through a gate circuit 11 by a synchronizing signal 9 supplied from a clock supply device 3 of a digital line network 2 and is transmitted to a terminal 12 by synchronizing device 5 of the network 2 started by the synchronizing signal 9 while being synchronized with the digital line switching network 2.

Description

【発明の詳細な説明】 〔発明の利用分野〕 本発明は、独立した同期系列を有するデジタル回線交換
網の相互接続を可能とする網の同期方式に関するもので
ある。DETAILED DESCRIPTION OF THE INVENTION [Field of Application of the Invention] The present invention relates to a network synchronization system that enables interconnection of digital circuit switched networks having independent synchronization sequences.

〔発明の背景〕[Background of the invention]

デジタル回線交換網の通信に於いては、端末と交換局、
交換局と交換局との同期を正確に行なうことが重要であ
る。従来、１つの方法として、第１図に示すように、デ
ジタル回線交換機９、同期装置３．同期装置５．同期装
置７およびクロック供給装置１４などから構成されるデ
ジタルデータ交換網１５に於いて、クロック供給装置１
４から各同期装置に対し同期信号を送出し、各同期装置
は同期信号に同期して情報の送受信を行なう方式をとっ
ている。しかし、このような同期方式では、全く独立な
同期系列にある他のデジタル回線交換網との相互接続を
行なう場合、交換網と交換網の間の同期合わせな行なう
ことができない。In digital circuit switched network communications, terminals and switching centers,
Accurate synchronization between exchanges is important. Conventionally, one method, as shown in FIG. 1, involves a digital circuit switch 9, a synchronizer 3. Synchronizer 5. In a digital data exchange network 15 composed of a synchronizer 7, a clock supply device 14, etc., the clock supply device 1
4 sends a synchronizing signal to each synchronizing device, and each synchronizing device transmits and receives information in synchronization with the synchronizing signal. However, with such a synchronization system, when interconnecting with another digital circuit switching network that is in a completely independent synchronization series, it is not possible to synchronize the switching networks.

〔発明の目的〕[Purpose of the invention]

本発明の目的は、各々独立な網同期系列を有するデジタ
ル回線交換網に於いて、同期系列を変更することなく各
々のデジタル回線交換網の網間同期を確立することにあ
る。An object of the present invention is to establish inter-network synchronization of each digital circuit switching network without changing the synchronization sequences in digital circuit switching networks each having an independent network synchronization sequence.

〔発明の概女〕[The Princess of Invention]

本発明では、２つの異なったデジタル回線交換網の間Ｋ
、それぞれのデジタル回線交換網からの信号を一時的に
蓄積する情報書込み読取り装置を接続することにより、
各々のデジタル回線交換網の同期信号により情報書込み
読取り装置に送出情報を書込ませ、また、各々のデジタ
ル回線交換網の同期信号により情報書込み読取り装置の
情報を読取らせることにより、独立な同期系列にあるデ
ジタル回線交換網相互の同期方式を変更することなく、
網間接続を実現するものである。In the present invention, K between two different digital circuit switched networks is
, by connecting information writing/reading devices that temporarily store signals from each digital circuit switching network.
Independent synchronization is achieved by having the information writing/reading device write the sending information using the synchronizing signal of each digital circuit switching network, and reading the information of the information writing/reading device using the synchronizing signal of each digital circuit switching network. without changing the synchronization method between the digital circuit switching networks in the series.
It realizes connectivity between networks.

〔発明の実施例〕[Embodiments of the invention]

第２図に本発明の１実施例を示す。第１図において１，
２は各々独立なデジタル回線交換網であり、デジタル回
線交換機４．クロック供給装置３．同期装置５などで構
成されており、これらのデジタル回線交換網１．２は６
の情報書込み読取り装置に接続されている。FIG. 2 shows one embodiment of the present invention. In Figure 1, 1,
2 are independent digital circuit switching networks, and digital circuit switching equipment 4. Clock supply device 3. The digital circuit switching network 1.2 consists of a synchronizer 5, etc., and these digital circuit switching networks 1.2
is connected to the information writing/reading device.

次に第２図における動作の仕組みについて、デジタル回
線網１かもデジタル回線交換網２への情報伝達の様子を
例に説明する。まずデジタル回線交換網１に収容される
端末７からの情報は、クロック供給装置３から供給され
る８の同期信号により、５の同期装置で同期化され、ゲ
ート回路１０を経て情報書込み読取り装置６に四き込ま
れる。一方、情報書込み読取り装置６に書き込まれた情
報は、デジタル回線交換網２のクロック供給装置３か供
給される同期信号９によりゲート回路１１を通して読み
出され、同じく同期信号９により起動される同期装置５
でデジタル回線交換網２の同期のもとに端末１２に送出
される。Next, the operation mechanism shown in FIG. 2 will be explained using an example of how information is transmitted from the digital line network 1 to the digital line switching network 2. First, information from a terminal 7 accommodated in the digital circuit switching network 1 is synchronized by a synchronization device 5 using a synchronization signal 8 supplied from a clock supply device 3, and then passes through a gate circuit 10 to an information writing/reading device 6. 4 times. On the other hand, the information written in the information writing/reading device 6 is read out through the gate circuit 11 by the synchronization signal 9 supplied from the clock supply device 3 of the digital circuit switching network 2, and the synchronization device also activated by the synchronization signal 9. 5
The data is then sent to the terminal 12 under synchronization with the digital circuit switching network 2.

〔発明の効果〕〔Effect of the invention〕

独立したデジタル回線交換網では、網内にクローズした
クロック供給が行なわれている。従り゛て、同期系列の
異なるデジタル回線交換網の相互接続を行なう場合、こ
れらの網間接続情報の同期合わせが困難であり、デジタ
ル回線交換網の相互接続のネックとなっていた。In an independent digital circuit switched network, a closed clock supply is provided within the network. Therefore, when interconnecting digital circuit switched networks with different synchronization sequences, it is difficult to synchronize the connection information between these networks, which has been a bottleneck in interconnecting digital circuit switched networks.

しかし、本発明によれば、情報書込み読取り装置に対し
、各デジタル回線交換網力を６網の同期系列にもとすき
、情報書込み読取り装置にアクセスすることにより情報
の書込み、取出しカを任意のタイミングで可能となる。However, according to the present invention, each digital line switching network is configured into a synchronous series of six networks for the information writing/reading device, and information can be written or retrieved at any time by accessing the information writing/reading device. It will be possible in time.

また、情報書込み読取り装置罠対するアクセスは各交換
網毎の同期系列のままで良く、相互の網の同期を厳密に
合わせるための技術的、経済的問題も容易に解決できる
。Further, access to the information writing/reading device trap can be performed using the synchronization sequence for each switching network, and the technical and economical problems of strictly synchronizing the networks can be easily solved.

【図面の簡単な説明】[Brief explanation of the drawing]

第１図は従来性なわれているデジタル回線交換網の同期
方式を示す一実施例のブロック図、第２図は本発明によ
るデジタル回線交換網相互接続の網間同期方式を示す一
実施例のブロック図である。 １．２・・・デジタル回線交換網 ３・・・クロック供給装置 ５・・・同期装置 ７．１２・・・端末FIG. 1 is a block diagram of an embodiment showing a conventional synchronization method for a digital circuit switching network, and FIG. 2 is a block diagram of an embodiment showing an inter-network synchronization method for interconnecting digital circuit switching networks according to the present invention. It is a block diagram. 1.2... Digital circuit switching network 3... Clock supply device 5... Synchronization device 7.12... Terminal

Claims (1)

【特許請求の範囲】 １、　互に独立な網同期系列を有するデジタル回線交換
網において、他のデジタル回線交換網との間に情報書込
み読取り装置を配置し、他曳 の回線交換網へアクセス時、−ｍ情報書込み読取り装置
に情報を蓄積し、一方の回線交換網の網同期信号により
情報書込み読取り装置に蓄積された情報を読み出すこと
により、それぞれのデジタル回線交換網の同期方式を変
えることなく、独立な同期系列を有するデジタル回線交
換網の相互接続を可能とすることを特徴とするデジタル
回線交換網の網間接続同期方式。[Claims] 1. In a digital circuit switching network having mutually independent network synchronization sequences, an information writing/reading device is arranged between the other digital circuit switching networks, and when accessing another circuit switching network, , -m By storing information in the information writing/reading device and reading out the information stored in the information writing/reading device using the network synchronization signal of one circuit switching network, the synchronization method of each digital circuit switching network can be changed without changing. An inter-network connection synchronization method for digital circuit switching networks, characterized in that it enables interconnection of digital circuit switching networks having independent synchronization sequences.
JP10080783A 1983-06-08 1983-06-08 Synchronizing system for inter-network connection of digital line switching network Pending JPS59226545A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10080783A JPS59226545A (en) 1983-06-08 1983-06-08 Synchronizing system for inter-network connection of digital line switching network

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10080783A JPS59226545A (en) 1983-06-08 1983-06-08 Synchronizing system for inter-network connection of digital line switching network

Publications (1)

Publication Number Publication Date
JPS59226545A true JPS59226545A (en) 1984-12-19

Family

ID=14283643

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10080783A Pending JPS59226545A (en) 1983-06-08 1983-06-08 Synchronizing system for inter-network connection of digital line switching network

Country Status (1)

Country Link
JP (1) JPS59226545A (en)

Similar Documents

Publication Publication Date Title
KR920010220B1 (en) Time division switching system control arrangement and method
JPH02260993A (en) Parallel time slot exchanging matrix and switching module used for it
CA1317660C (en) Circuit element - cross-point between two bus lines
JPS63252046A (en) Exchange
JPS59226545A (en) Synchronizing system for inter-network connection of digital line switching network
JPS6018095A (en) Branch and insertion circuit
JP3023029B2 (en) Communication method between cards in shelf configuration
FR2463561A1 (en) METHOD AND TIME SWITCHING CIRCUIT FOR TELECOMMUNICATIONS NETWORK
US3347989A (en) Stock quotation switching system utilizing switching means for alternating the connection of a register and its associated trunk
JPH0744522B2 (en) Phase synchronization circuit
US4723240A (en) PCM-frame synchronizing unit
JPH088571B2 (en) Network control method
JP2758004B2 (en) Data transfer method and device
JP2974390B2 (en) Frame signal reproduction circuit
DE69131561T2 (en) Node for communication network, used in network connection
JPH0151226B2 (en)
JPH01144752A (en) System for transmitting digital data
JPH0650851B2 (en) Frame aligner
JPS58162151A (en) System for transmitting information
JPS5912663A (en) Interface device of digital multiplex transmission line
JPH022360B2 (en)
JPS58120339A (en) Branch connection system of digital data circuit
JPS6346030A (en) Packet switching system
ES412109A1 (en) Telephone exchange with multiparty communication facilities
JPH0227829A (en) Repeater for frame synchronizing system