JPS59180878A - バツフアストア制御方式 - Google Patents
バツフアストア制御方式Info
- Publication number
- JPS59180878A JPS59180878A JP58056617A JP5661783A JPS59180878A JP S59180878 A JPS59180878 A JP S59180878A JP 58056617 A JP58056617 A JP 58056617A JP 5661783 A JP5661783 A JP 5661783A JP S59180878 A JPS59180878 A JP S59180878A
- Authority
- JP
- Japan
- Prior art keywords
- address
- storage device
- move
- store
- buffer storage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
- G06F12/0855—Overlapped cache accessing, e.g. pipeline
- G06F12/0859—Overlapped cache accessing, e.g. pipeline with reload from main memory
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Advance Control (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58056617A JPS59180878A (ja) | 1983-03-31 | 1983-03-31 | バツフアストア制御方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58056617A JPS59180878A (ja) | 1983-03-31 | 1983-03-31 | バツフアストア制御方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59180878A true JPS59180878A (ja) | 1984-10-15 |
| JPS6141019B2 JPS6141019B2 (enrdf_load_stackoverflow) | 1986-09-12 |
Family
ID=13032222
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58056617A Granted JPS59180878A (ja) | 1983-03-31 | 1983-03-31 | バツフアストア制御方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59180878A (enrdf_load_stackoverflow) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62102344A (ja) * | 1985-10-29 | 1987-05-12 | Fujitsu Ltd | バツフア・メモリ制御方式 |
| JPS62275390A (ja) * | 1986-05-22 | 1987-11-30 | Fujitsu Ltd | 連想メモリ装置 |
| JPH04175949A (ja) * | 1990-11-09 | 1992-06-23 | Hitachi Ltd | キャッシュ制御方式 |
-
1983
- 1983-03-31 JP JP58056617A patent/JPS59180878A/ja active Granted
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62102344A (ja) * | 1985-10-29 | 1987-05-12 | Fujitsu Ltd | バツフア・メモリ制御方式 |
| JPS62275390A (ja) * | 1986-05-22 | 1987-11-30 | Fujitsu Ltd | 連想メモリ装置 |
| JPH04175949A (ja) * | 1990-11-09 | 1992-06-23 | Hitachi Ltd | キャッシュ制御方式 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6141019B2 (enrdf_load_stackoverflow) | 1986-09-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0019358B1 (en) | Hierarchical data storage system | |
| US8954681B1 (en) | Multi-stage command processing pipeline and method for shared cache access | |
| US4774687A (en) | Advanced store-in system for a hierarchy memory device | |
| US5034885A (en) | Cache memory device with fast data-write capacity | |
| JP2714952B2 (ja) | 計算機システム | |
| JPH0532775B2 (enrdf_load_stackoverflow) | ||
| US4648033A (en) | Look-aside buffer LRU marker controller | |
| JPS59180878A (ja) | バツフアストア制御方式 | |
| JPH0789328B2 (ja) | データ処理装置 | |
| JPS6148745B2 (enrdf_load_stackoverflow) | ||
| JPH09282221A (ja) | 主記憶制御装置 | |
| JPS6272041A (ja) | キヤツシユメモリ制御装置 | |
| JPS59112479A (ja) | キヤツシユメモリの高速アクセス方式 | |
| JP2580587B2 (ja) | アドレス変換バッファ | |
| EP0400851A2 (en) | Efficient cache utilizing a store buffer | |
| JP2815850B2 (ja) | データ処理ユニット | |
| JPH0447350A (ja) | 主記憶読み出し応答制御方式 | |
| JPH04353949A (ja) | キャッシュメモリ制御方式 | |
| JPH0526216B2 (enrdf_load_stackoverflow) | ||
| JPS601656B2 (ja) | 緩衝記憶回路 | |
| JP2000090007A (ja) | キャッシュ制御システム及びその読出し方法並びにその制御プログラムを記録した記録媒体 | |
| JPS5842546B2 (ja) | ストア制御方式 | |
| JPH01129334A (ja) | キャッシュメモリのデータ制御方式 | |
| JPH0685154B2 (ja) | 中間バッファ制御方式 | |
| JPS6385949A (ja) | キヤツシユメモリストア方式 |