JPS5916197A - Ｒｏｍの制御装置 - Google Patents

Ｒｏｍの制御装置

Info

Publication number
JPS5916197A
JPS5916197A JP57126070A JP12607082A JPS5916197A JP S5916197 A JPS5916197 A JP S5916197A JP 57126070 A JP57126070 A JP 57126070A JP 12607082 A JP12607082 A JP 12607082A JP S5916197 A JPS5916197 A JP S5916197A
Authority
JP
Japan
Prior art keywords
rom
terminal
address
latch
bus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57126070A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6137713B2 (enrdf_load_stackoverflow
Inventor
Masami Yamamoto
山本　正巳
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
M SYST GIKEN KK
Original Assignee
M SYST GIKEN KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by M SYST GIKEN KK filed Critical M SYST GIKEN KK
Priority to JP57126070A priority Critical patent/JPS5916197A/ja
Publication of JPS5916197A publication Critical patent/JPS5916197A/ja
Publication of JPS6137713B2 publication Critical patent/JPS6137713B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards

Landscapes

  • Read Only Memory (AREA)
JP57126070A 1982-07-19 1982-07-19 Ｒｏｍの制御装置 Granted JPS5916197A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57126070A JPS5916197A (ja) 1982-07-19 1982-07-19 Ｒｏｍの制御装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57126070A JPS5916197A (ja) 1982-07-19 1982-07-19 Ｒｏｍの制御装置

Publications (2)

Publication Number Publication Date
JPS5916197A true JPS5916197A (ja) 1984-01-27
JPS6137713B2 JPS6137713B2 (enrdf_load_stackoverflow) 1986-08-25

Family

ID=14925865

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57126070A Granted JPS5916197A (ja) 1982-07-19 1982-07-19 Ｒｏｍの制御装置

Country Status (1)

Country Link
JP (1) JPS5916197A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61501176A (ja) * 1984-02-06 1986-06-12 サンドストランド・デ−タ・コントロ−ル・インコ−ポレ−テッド 衝突時に保存可能な航空機のフライトデ−タレコ−ダシステムのための固体メモリ

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61501176A (ja) * 1984-02-06 1986-06-12 サンドストランド・デ−タ・コントロ−ル・インコ−ポレ−テッド 衝突時に保存可能な航空機のフライトデ−タレコ−ダシステムのための固体メモリ

Also Published As

Publication number Publication date
JPS6137713B2 (enrdf_load_stackoverflow) 1986-08-25

Similar Documents

Publication Publication Date Title
US4137563A (en) Circuitry for reducing power dissipation in equipment which operates in synchronism with clock pulses
JPS6432489A (en) Memory device
KR890007295A (ko) 파워다운 모드를 갖는 반도체 집적회로 장치
KR880014482A (ko) 반도체 집적회로 장치
JPH053078B2 (enrdf_load_stackoverflow)
US4504926A (en) Mode setting control system
KR870000700A (ko) 반도체 기억 장치
JPS5916197A (ja) Ｒｏｍの制御装置
KR890017702A (ko) 반도체메모리
EP0481485A2 (en) Microcomputer having logic circuit for prohibiting application of subclock to selected internal unit
JP3061814B2 (ja) セルフリフレッシュ制御回路
JPS6055916B2 (ja) タイミング回路
JPS56156992A (en) Driving circuit for semiconductor storage device
JPS57167185A (en) Memory circuit
JPS5564689A (en) Abnormality detecting method for memory unit
JPS5496935A (en) Memory module
JPH0430120B2 (enrdf_load_stackoverflow)
JP2567839B2 (ja) 半導体記憶装置
JPH0262797A (ja) ダイナミック形シフトレジスタ
JPS61144788A (ja) 半導体記憶装置
JPS61160896A (ja) ダイナミツクｒａｍのメモリリフレツシユ動作制御方式
JPS5637900A (en) Memory unit compensating defective cell
JPH04263341A (ja) メモリアクセス方式
KR940006728B1 (ko) 비디오 램의 스플리트 전송시 탭 로딩 회로
JPS5940661Y2 (ja) デイジタル出力回路