JPS59151218A - クロツク制御方式 - Google Patents

クロツク制御方式

Info

Publication number
JPS59151218A
JPS59151218A JP58025315A JP2531583A JPS59151218A JP S59151218 A JPS59151218 A JP S59151218A JP 58025315 A JP58025315 A JP 58025315A JP 2531583 A JP2531583 A JP 2531583A JP S59151218 A JPS59151218 A JP S59151218A
Authority
JP
Japan
Prior art keywords
clock
circuit
control
mode
stop signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58025315A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0315763B2 (enrdf_load_stackoverflow
Inventor
Jitsuo Masuda
増田　実夫
Makoto Kimura
誠 木村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58025315A priority Critical patent/JPS59151218A/ja
Publication of JPS59151218A publication Critical patent/JPS59151218A/ja
Publication of JPH0315763B2 publication Critical patent/JPH0315763B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Test And Diagnosis Of Digital Computers (AREA)
JP58025315A 1983-02-17 1983-02-17 クロツク制御方式 Granted JPS59151218A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58025315A JPS59151218A (ja) 1983-02-17 1983-02-17 クロツク制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58025315A JPS59151218A (ja) 1983-02-17 1983-02-17 クロツク制御方式

Publications (2)

Publication Number Publication Date
JPS59151218A true JPS59151218A (ja) 1984-08-29
JPH0315763B2 JPH0315763B2 (enrdf_load_stackoverflow) 1991-03-01

Family

ID=12162559

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58025315A Granted JPS59151218A (ja) 1983-02-17 1983-02-17 クロツク制御方式

Country Status (1)

Country Link
JP (1) JPS59151218A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03105634A (ja) * 1989-09-20 1991-05-02 Fujitsu Ltd 回路デバッグ方式

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5622613U (enrdf_load_stackoverflow) * 1979-07-30 1981-02-28

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5622613U (enrdf_load_stackoverflow) * 1979-07-30 1981-02-28

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03105634A (ja) * 1989-09-20 1991-05-02 Fujitsu Ltd 回路デバッグ方式

Also Published As

Publication number Publication date
JPH0315763B2 (enrdf_load_stackoverflow) 1991-03-01

Similar Documents

Publication Publication Date Title
JPS59151218A (ja) クロツク制御方式
JP4226108B2 (ja) ディジタルシグナルプロセッサ及びプロセッサのセルフテスト方法
JPH0573296A (ja) マイクロコンピユータ
JPS62221729A (ja) マイクロプログラム制御方式
JPH01223521A (ja) 大規模集積回路
JPS6210833Y2 (enrdf_load_stackoverflow)
JPS58182200A (ja) 記憶装置
JPS6010343B2 (ja) 情報処理系の制御方式
JPS6033654A (ja) マイクロプロセツサ間デ−タ転送方式
JPH03240831A (ja) 割り込み処理方式
JPH0611486Y2 (ja) リセツト状態検出回路
JPH01276245A (ja) 診断方式
JPS595304A (ja) シ−ケンス制御における外部メモリ書き込み確認方法
JPS6149260A (ja) チヤネル処理装置
JPS61235955A (ja) プログラムのデバツグ方式
JPH04191938A (ja) 情報処理システム
JPS607567A (ja) 時計クロツク同期制御方式
JPH04112341A (ja) マイクロコンピュータｌｓｉ
JPS583012A (ja) タイムオブディクロックの同期化方式
JPS6320633A (ja) 情報処理装置
JPH03152656A (ja) マルチプロセッサシステム
JPS5935257A (ja) 状態履歴記憶装置
JPS6362775B2 (enrdf_load_stackoverflow)
JPS5853773B2 (ja) 緊急制御方式
JPS61148375A (ja) 情報処理装置