JPS5843618A - 同期パルス発生装置 - Google Patents

同期パルス発生装置

Info

Publication number
JPS5843618A
JPS5843618A JP56142723A JP14272381A JPS5843618A JP S5843618 A JPS5843618 A JP S5843618A JP 56142723 A JP56142723 A JP 56142723A JP 14272381 A JP14272381 A JP 14272381A JP S5843618 A JPS5843618 A JP S5843618A
Authority
JP
Japan
Prior art keywords
flip
gate
flop circuit
clock pulse
output signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56142723A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0137886B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
Hiroshi Mizuguchi
博 水口
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP56142723A priority Critical patent/JPS5843618A/ja
Publication of JPS5843618A publication Critical patent/JPS5843618A/ja
Publication of JPH0137886B2 publication Critical patent/JPH0137886B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Manipulation Of Pulses (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP56142723A 1981-09-09 1981-09-09 同期パルス発生装置 Granted JPS5843618A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56142723A JPS5843618A (ja) 1981-09-09 1981-09-09 同期パルス発生装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56142723A JPS5843618A (ja) 1981-09-09 1981-09-09 同期パルス発生装置

Publications (2)

Publication Number Publication Date
JPS5843618A true JPS5843618A (ja) 1983-03-14
JPH0137886B2 JPH0137886B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1989-08-10

Family

ID=15322077

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56142723A Granted JPS5843618A (ja) 1981-09-09 1981-09-09 同期パルス発生装置

Country Status (1)

Country Link
JP (1) JPS5843618A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01127481A (ja) * 1987-11-12 1989-05-19 Giken Kogyo Kk 浮体の係留装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01127481A (ja) * 1987-11-12 1989-05-19 Giken Kogyo Kk 浮体の係留装置

Also Published As

Publication number Publication date
JPH0137886B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1989-08-10

Similar Documents

Publication Publication Date Title
US5365119A (en) Circuit arrangement
US4745302A (en) Asynchronous signal synchronizing circuit
US6389095B1 (en) Divide-by-three circuit
US4837790A (en) Maximum length linearly occurring code sequence generator
JPH02186711A (ja) ディジタル周波数発生器
JPS5843618A (ja) 同期パルス発生装置
JPH0326107A (ja) 論理回路
US5524037A (en) Circuit configuration for generating even-numbered duty factors
US6380775B1 (en) Multiplexed distribution system for CMOS signals
JPS63122311A (ja) 多相クロツク信号発生回路
KR102229659B1 (ko) 셋업 타임이 감소된 전송 게이트 기반 마스터­슬레이브 플립플롭
US3303433A (en) Arrangement for distributing timing signals to avoid undersirable reflected signal triggering
JPH052016B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH01243783A (ja) 入力データ同期を備えたデジタルチップ
JP2543108B2 (ja) 同期パルス発生装置
CN107404316A (zh) 信号复用装置
JPS6346847B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS5950140B2 (ja) パルス幅・パルス周期変換回路
JPS62191910A (ja) クロツク制御方式
JP2553722B2 (ja) ２相クロックの位相補正装置
KR910009093B1 (ko) 부호화 마크 반전 코딩회로
JPS58208B2 (ja) パルス発生回路
JPH018028Y2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS59207724A (ja) 入力回路
JPH043129B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)