JPS5831465A - Processor controlling system - Google Patents

Processor controlling system

Info

Publication number
JPS5831465A
JPS5831465A JP12910881A JP12910881A JPS5831465A JP S5831465 A JPS5831465 A JP S5831465A JP 12910881 A JP12910881 A JP 12910881A JP 12910881 A JP12910881 A JP 12910881A JP S5831465 A JPS5831465 A JP S5831465A
Authority
JP
Japan
Prior art keywords
mpus
stop
mpu
processor
controlling circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP12910881A
Other languages
Japanese (ja)
Other versions
JPS5831022B2 (en
Inventor
Tadahiko Dobashi
Toshiro Mizuno
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP12910881A priority Critical patent/JPS5831022B2/ja
Publication of JPS5831465A publication Critical patent/JPS5831465A/en
Publication of JPS5831022B2 publication Critical patent/JPS5831022B2/ja
Expired legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/16Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163Interprocessor communication
    • G06F15/167Interprocessor communication using a common memory, e.g. mailbox

Abstract

PURPOSE:To easily execute execution start and stop control between mutual processors even in case of those which have fixed their circuits, by providing a common memory of a main control processor and a processor to be controlled, and a controlling circuit for sending out a control signal to the processor to be controlled, in accordance with a control order from the main control processor. CONSTITUTION:This system is provided with a common memory 31 to which a main control processor (MPU) 1 and MPUs 2, 3 to be controlled are capable of accessing, and a controlling circuit 33 for decoding a control order of the MPU 1 and applying an interruption signal and a reset signal to the MPUs 2, 3. This controlling circuit 33 generates a reset signal to the MPUs 2, 3 in accordance with a start order of the MPU 1, the MPUs 2, 3 execute start processing from a specific address, read out information of a specific area of the memory 31 at the time of stop, set it as an internal state at the time of start, and shift to an execution state. Also, the controlling circuit 33 generates an interruption which cannot be inhibited, to the MPUs 2, 3 in accordance with a stop order of the MPU 1, and the MPUs 2, 3 execute stop processing, write an internal state at the time of the interruption in a specific area of the memory 31, and shift to a stop state after it has been accumulated.
JP12910881A 1981-08-17 1981-08-17 Expired JPS5831022B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12910881A JPS5831022B2 (en) 1981-08-17 1981-08-17

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12910881A JPS5831022B2 (en) 1981-08-17 1981-08-17

Publications (2)

Publication Number Publication Date
JPS5831465A true JPS5831465A (en) 1983-02-24
JPS5831022B2 JPS5831022B2 (en) 1983-07-02

Family

ID=15001259

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12910881A Expired JPS5831022B2 (en) 1981-08-17 1981-08-17

Country Status (1)

Country Link
JP (1) JPS5831022B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61223253A (en) * 1985-03-28 1986-10-03 Mitsubishi Electric Corp Oil separation mechanism for stirling engine

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61223253A (en) * 1985-03-28 1986-10-03 Mitsubishi Electric Corp Oil separation mechanism for stirling engine

Also Published As

Publication number Publication date
JPS5831022B2 (en) 1983-07-02

Similar Documents

Publication Publication Date Title
JPS59200327A (en) Control system of peripheral device
JPS58151655A (en) Information processing device
JPS56140452A (en) Memory protection system
JPS5987569A (en) Automatic continuous processing circuit of data
JPS58192148A (en) Operation processor
JPS5436138A (en) Direct memory access system
JPH03119461A (en) Access control circuit device
JPS5831465A (en) Processor controlling system
JPS5326632A (en) Common memory control unit
JPS59154548A (en) Storage control system
JPS6132144A (en) Exclusive data processing system by microprogram control
JPH03147153A (en) Cache memory device
JPS54107235A (en) Interrupt control system
JPS56129947A (en) Microprogram controller
JPS59112494A (en) Memory testing system
JPS5696353A (en) Multiprocessor control device
JPS5696336A (en) Processing system for multilayer level microprogram
JPS55166727A (en) Microcomputer system
JPH02311943A (en) Wait action control circuit for cpu
JPS5566042A (en) Memory control circuit
JPS61196354A (en) Local processor control system
JPS5471952A (en) Data processing unit
JPS55140949A (en) Information processor
JPS5914050A (en) Memory controlling system
JPS5697146A (en) Instruction fetch control system