JPS58207646A - Semiconductor device - Google Patents

Semiconductor device

Info

Publication number
JPS58207646A
JPS58207646A JP8966782A JP8966782A JPS58207646A JP S58207646 A JPS58207646 A JP S58207646A JP 8966782 A JP8966782 A JP 8966782A JP 8966782 A JP8966782 A JP 8966782A JP S58207646 A JPS58207646 A JP S58207646A
Authority
JP
Grant status
Application
Patent type
Prior art keywords
hexagonal
connection
pellets
formed
yield
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP8966782A
Inventor
Kazutaka Mori
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05553Shape in top view being rectangular
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15158Shape the die mounting substrate being other than a cuboid
    • H01L2924/15162Top view

Abstract

PURPOSE:To improve the yield of obtaining pellets and enable to easily perform wire connection by a method wherein a pellet is formed in a hexagonal form, and leads are arranged in a hexagonal configuration corresponding thereto, in a semiconductor device formed by inner-mounting semiconductor pellets cut off from a circular wafer. CONSTITUTION:When the pellets 2A are arranged in hexagonals in a honeycomb form to the circular wafer 1, and laser cut dicing method is utilized, the improvement of yield by approx. 40% can be obtained compared with the case of the arrangement of e.g. quadrangles. On the other hand, when the connection of the wires 4 is performed between the hexagonal pellet 2A and the leads 3A of hexagonal configuration, the intervals and lengths of each wire 4 can be formed approximately uniform, accordingly the connection is facilitated.
JP8966782A 1982-05-28 1982-05-28 Semiconductor device Pending JPS58207646A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8966782A JPS58207646A (en) 1982-05-28 1982-05-28 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8966782A JPS58207646A (en) 1982-05-28 1982-05-28 Semiconductor device

Publications (1)

Publication Number Publication Date
JPS58207646A true true JPS58207646A (en) 1983-12-03

Family

ID=13977094

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8966782A Pending JPS58207646A (en) 1982-05-28 1982-05-28 Semiconductor device

Country Status (1)

Country Link
JP (1) JPS58207646A (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6112249U (en) * 1984-06-26 1986-01-24
US5072279A (en) * 1990-10-29 1991-12-10 Delco Electronics Corporation Electrical interconnection having angular lead design
US5162265A (en) * 1990-10-29 1992-11-10 Delco Electronics Corporation Method of making an electrical interconnection having angular lead design
US5329157A (en) * 1992-07-17 1994-07-12 Lsi Logic Corporation Semiconductor packaging technique yielding increased inner lead count for a given die-receiving area
US5532934A (en) * 1992-07-17 1996-07-02 Lsi Logic Corporation Floorplanning technique using multi-partitioning based on a partition cost factor for non-square shaped partitions
US5561086A (en) * 1993-06-18 1996-10-01 Lsi Logic Corporation Techniques for mounting semiconductor dies in die-receiving areas having support structure having notches

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6112249U (en) * 1984-06-26 1986-01-24
US5072279A (en) * 1990-10-29 1991-12-10 Delco Electronics Corporation Electrical interconnection having angular lead design
US5162265A (en) * 1990-10-29 1992-11-10 Delco Electronics Corporation Method of making an electrical interconnection having angular lead design
US5329157A (en) * 1992-07-17 1994-07-12 Lsi Logic Corporation Semiconductor packaging technique yielding increased inner lead count for a given die-receiving area
US5340772A (en) * 1992-07-17 1994-08-23 Lsi Logic Corporation Method of increasing the layout efficiency of dies on a wafer and increasing the ratio of I/O area to active area per die
US5341024A (en) * 1992-07-17 1994-08-23 Lsi Logic Corporation Method of increasing the layout efficiency of dies on a wafer, and increasing the ratio of I/O area to active area per die
US5532934A (en) * 1992-07-17 1996-07-02 Lsi Logic Corporation Floorplanning technique using multi-partitioning based on a partition cost factor for non-square shaped partitions
US5561086A (en) * 1993-06-18 1996-10-01 Lsi Logic Corporation Techniques for mounting semiconductor dies in die-receiving areas having support structure having notches

Similar Documents

Publication Publication Date Title
DE3314197A1 (en) P-type amorphous silicon alloy with a large band gap and manufacturing method thereof
US3235937A (en) Low cost transistor
JPS62105446A (en) Manufacture of semiconductor device
JPS63253677A (en) Multilayered thermoelectric conversion device
JPH0410554A (en) Manufacture of semiconductor device
JPS5295173A (en) Lead frame
JPS62111480A (en) Photovoltaic device
JPS53114685A (en) Manufacture for semiconductor device
JPS526465A (en) Manufacturing method of semi-conductor pellet slices for integrated ci rcuit
JPS5245273A (en) Method for production of semiconductor device
JPS63124434A (en) Manufacture of semiconductor device
JPS5321584A (en) Wiring system of semiconductor device
JPS55127047A (en) Resin-sealed semiconductor device
JPS52117554A (en) Manufacturing method of semiconductor device
DE3048362A1 (en) Subdivision of semiconductor wafer - obtains higher yield by dividing into chips of different sizes
JPS5222481A (en) Method of manufacturing semiconductor device
JPH0349863A (en) Cutting method and device thereof for high brittleness material
JPS59181040A (en) Manufacture of semiconductor device
JPH02181987A (en) Semiconductor laser
JPS5651851A (en) Semiconductor device
JPS61296780A (en) Formation of back electrode of light-emitting diode
JPS5432075A (en) Semiconductor device
JPS5975488A (en) Semiconductor memory
JPS5593262A (en) Semiconductor device
JPS5378828A (en) Electric piano