JPS58195394A - Signal reception and protection processing system - Google Patents

Signal reception and protection processing system

Info

Publication number
JPS58195394A
JPS58195394A JP7800282A JP7800282A JPS58195394A JP S58195394 A JPS58195394 A JP S58195394A JP 7800282 A JP7800282 A JP 7800282A JP 7800282 A JP7800282 A JP 7800282A JP S58195394 A JPS58195394 A JP S58195394A
Authority
JP
Japan
Prior art keywords
bit pattern
signal
reception
synchronism
oo
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP7800282A
Inventor
Haruo Moritomo
Hiroshi Nagase
Toshio Shimoe
Takashi Suzuki
Tatsuro Takahashi
Original Assignee
Fujitsu Ltd
Nippon Telegr & Teleph Corp <Ntt>
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Nippon Telegr & Teleph Corp <Ntt> filed Critical Fujitsu Ltd
Priority to JP7800282A priority Critical patent/JPS58195394A/en
Publication of JPS58195394A publication Critical patent/JPS58195394A/en
Application status is Pending legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q11/00Selecting arrangements for multiplex systems
    • H04Q11/04Selecting arrangements for multiplex systems for time-division multiplexing

Abstract

PURPOSE:To inhibit the reception of signal in error, by producing a bit pattern and supplying it in which said continuous same pattern is not received, during the forward protection relating to the synchronism and during out of synchronism in the continuous coincident fetch system. CONSTITUTION:When the out of synchronisn or the forward protection takes place, a signal EM shown in Figure goes to, e.g., logical 1. Then, a bit pattern generating circuit 7 generates a pattern not used at the normal state, such as ''FF, OO, FF, OO-''. On the other hand, a selection circuit 8 interrupts an output from a frame information reception section 6 shown in Figure and transfers the bit pattern from the bit pattern generating circuit 7 to a signal processing section 5. Since a comparison circuit 10 does not generate an enable signal in the signal processing section 5, the erroneous reception is not done.
JP7800282A 1982-05-10 1982-05-10 Signal reception and protection processing system Pending JPS58195394A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7800282A JPS58195394A (en) 1982-05-10 1982-05-10 Signal reception and protection processing system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7800282A JPS58195394A (en) 1982-05-10 1982-05-10 Signal reception and protection processing system

Publications (1)

Publication Number Publication Date
JPS58195394A true JPS58195394A (en) 1983-11-14

Family

ID=13649586

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7800282A Pending JPS58195394A (en) 1982-05-10 1982-05-10 Signal reception and protection processing system

Country Status (1)

Country Link
JP (1) JPS58195394A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009303294A (en) * 2008-06-10 2009-12-24 Seiko Epson Corp Power transmission control apparatus, power transmission apparatus, contactless power transmission system, and data determination method

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009303294A (en) * 2008-06-10 2009-12-24 Seiko Epson Corp Power transmission control apparatus, power transmission apparatus, contactless power transmission system, and data determination method
US8179089B2 (en) 2008-06-10 2012-05-15 Seiko Epson Corporation Power transmission control apparatus, power transmission apparatus, contactless power transmission system, and data determination method

Similar Documents

Publication Publication Date Title
JPH02105663A (en) Information equipment
JPS5381036A (en) Error correction-detection system
JPH03145259A (en) Composite electronic device
JPH036742A (en) Fault tolerant data processing system
JPS58221453A (en) Multi-system information processor
JPS53121441A (en) Duplicated information processor
JPS6132113A (en) Robot control system
JPS59200326A (en) Data processing system
JPS5845682A (en) Lru error processing system
JPS59230348A (en) Network system
JPS62285170A (en) Matching system for input message of decentralized processing system
JPS6467088A (en) Television transmission system
JPS53102643A (en) Interrupt processing system for computer
JPS5372541A (en) Interruption control system
JPH04273537A (en) Finite state machine for highly reliable computing and adjustment system
JPH0324887A (en) Encoder for digital image signal
JPH01205929A (en) Preparation of nc data
JPS5621253A (en) Virtual failure generating system
JPS58149577A (en) Setting system of coordinate system
JPS6070841A (en) Cyclic information transmission system
JPS5391543A (en) Installation system for hdlc circuit
JPH03238533A (en) Microcomputer
JPS6227831A (en) Checking circuit for computing element
JPH04239217A (en) System for generating comparison value for nontouch switch
JPS5922120A (en) System generation system