JPS58170214A - シユミツト・トリガ回路 - Google Patents
シユミツト・トリガ回路Info
- Publication number
- JPS58170214A JPS58170214A JP57052857A JP5285782A JPS58170214A JP S58170214 A JPS58170214 A JP S58170214A JP 57052857 A JP57052857 A JP 57052857A JP 5285782 A JP5285782 A JP 5285782A JP S58170214 A JPS58170214 A JP S58170214A
- Authority
- JP
- Japan
- Prior art keywords
- inverter
- output
- level
- trigger circuit
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/037—Bistable circuits
- H03K3/0377—Bistables with hysteresis, e.g. Schmitt trigger
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/90—Masterslice integrated circuits
- H10D84/998—Input and output buffer/driver structures
Landscapes
- Manipulation Of Pulses (AREA)
- Logic Circuits (AREA)
- Pulse Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57052857A JPS58170214A (ja) | 1982-03-31 | 1982-03-31 | シユミツト・トリガ回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57052857A JPS58170214A (ja) | 1982-03-31 | 1982-03-31 | シユミツト・トリガ回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58170214A true JPS58170214A (ja) | 1983-10-06 |
| JPS6342442B2 JPS6342442B2 (https=) | 1988-08-23 |
Family
ID=12926524
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57052857A Granted JPS58170214A (ja) | 1982-03-31 | 1982-03-31 | シユミツト・トリガ回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58170214A (https=) |
-
1982
- 1982-03-31 JP JP57052857A patent/JPS58170214A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6342442B2 (https=) | 1988-08-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS58170214A (ja) | シユミツト・トリガ回路 | |
| US4499386A (en) | Trigger circuit | |
| US4423338A (en) | Single shot multivibrator having reduced recovery time | |
| JPS60100820A (ja) | 単安定マルチバイブレ−タ | |
| US4005283A (en) | Squaring circuit apparatus | |
| JPS5931266B2 (ja) | ２レベル信号駆動回路網 | |
| JPH02239722A (ja) | 論理回路 | |
| JPH0316648B2 (https=) | ||
| JPH05226995A (ja) | パワーオンリセット回路 | |
| JP2767911B2 (ja) | プルアップ・プルダウン入力回路 | |
| JPH05235705A (ja) | Ｒｓフリップフロップ回路 | |
| CN223346989U (zh) | 直流充电桩绝缘检测电路 | |
| JPS5844669Y2 (ja) | シユミツトトリガ回路 | |
| SU788380A1 (ru) | Устройство реверсировани тока | |
| JPS5915208B2 (ja) | パワ−・オン・リセツト回路 | |
| JPH03145330A (ja) | ラッチングコンパレータ回路 | |
| JPH04347925A (ja) | パワーオンリセット回路 | |
| SU809527A1 (ru) | Формирователь бипол рных сигналов | |
| JP2861226B2 (ja) | クロック信号出力回路 | |
| JPH0231896B2 (https=) | ||
| SU754678A1 (ru) | 4) мажоритарное устройство 1 | |
| JPS594231A (ja) | 高速論理回路 | |
| JPH03172022A (ja) | 論理回路 | |
| JPS57178542A (en) | Integrated circuit | |
| PL99832B3 (pl) | Tlumik tranzystorowy |