JPS58116829A - Clock pulse generating circuit - Google Patents

Clock pulse generating circuit

Info

Publication number
JPS58116829A
JPS58116829A JP56210398A JP21039881A JPS58116829A JP S58116829 A JPS58116829 A JP S58116829A JP 56210398 A JP56210398 A JP 56210398A JP 21039881 A JP21039881 A JP 21039881A JP S58116829 A JPS58116829 A JP S58116829A
Authority
JP
Japan
Prior art keywords
phase
pulses
generated
signal
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56210398A
Other languages
Japanese (ja)
Other versions
JPS6362145B2 (en
Inventor
Tetsuo Inose
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Home Electronics Ltd
NEC Corp
Original Assignee
NEC Home Electronics Ltd
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Home Electronics Ltd, Nippon Electric Co Ltd filed Critical NEC Home Electronics Ltd
Priority to JP56210398A priority Critical patent/JPS6362145B2/ja
Publication of JPS58116829A publication Critical patent/JPS58116829A/en
Publication of JPS6362145B2 publication Critical patent/JPS6362145B2/ja
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop

Abstract

PURPOSE:To obtain invariably phase-locked clock pulses by performing an automatic phase adjustment of clock pulses generated in correspondence to the phase of respective information bits of a transmitted information signal. CONSTITUTION:When supplied with a character signal CS, an edge detecting circuit 1 generates sampling pulses SP synchronizing with edges of respective information bits of the signal CS. Those pulses SP are supplied to an FF10 to decide on phase relation with the clock pulses SP outputted from a shift register 16. If the signal CS leads in phase and the pulses CP lag in phase, the output Q of the FF circuit 10 goes up to a level H and an up/down counter 11 is placed in up mode. Consequently, every time the pulse CP is generated, the counter 11 counts up successively and every time its counted value increases by one, the period of a shift clock SC generated by a shift clock generating circuit 12 is shortened. Consequently, the phase of the pulses CP generated by the register 16 is advanced.
JP56210398A 1981-12-30 1981-12-30 Expired JPS6362145B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56210398A JPS6362145B2 (en) 1981-12-30 1981-12-30

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56210398A JPS6362145B2 (en) 1981-12-30 1981-12-30

Publications (2)

Publication Number Publication Date
JPS58116829A true JPS58116829A (en) 1983-07-12
JPS6362145B2 JPS6362145B2 (en) 1988-12-01

Family

ID=16588656

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56210398A Expired JPS6362145B2 (en) 1981-12-30 1981-12-30

Country Status (1)

Country Link
JP (1) JPS6362145B2 (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS497979A (en) * 1972-05-11 1974-01-24

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS497979A (en) * 1972-05-11 1974-01-24

Also Published As

Publication number Publication date
JPS6362145B2 (en) 1988-12-01

Similar Documents

Publication Publication Date Title
JPS6281570A (en) Speed detector
JPH01159872A (en) Clock generating circuit for recording and reproducing
KR840005645A (en) Sampling pulse generator
JPS58116829A (en) Clock pulse generating circuit
JPS62251674A (en) Frequency abnormality detecting circuit
JPS59100866A (en) Digital type speed detector
JPH0266756A (en) Automatic reading device for capstan reproducing speed mode
KR890009062A (en) Digital Slip Frequency Generator and Sleep Frequency Determination
JPS58116828A (en) Clock pulse generating circuit
JPS6253539A (en) Frame synchronizing system
JPS58116830A (en) Clock pulse generating circuit
JPS58107753A (en) Reception signal frame synchronizing circuit
JPS63312754A (en) Error generation circuit
JPS57179668A (en) Detecting circuit for frequency
JPS62289009A (en) Cyclic pulse generator
SU1492352A1 (en) Method and apparatus for dividing time intervals
JPS5715547A (en) Data receiver
JPS59178038A (en) Phase synchronizing circuit
JPS58106623A (en) Timing signal generating device
JPS60247343A (en) Synchronizing clock generating circuit
JPS6094579A (en) Burst detection synchronizing method
JPS62194485A (en) Measuring timing generating circuit
JPS60239156A (en) Method and device of pulse width modulation
JPS6093882A (en) Circuit for synchronizing burst detection
JPS6188679A (en) Data identification circuit