JPS58114385A - 半導体記憶装置のデコ−ダ回路 - Google Patents
半導体記憶装置のデコ−ダ回路Info
- Publication number
- JPS58114385A JPS58114385A JP56209535A JP20953581A JPS58114385A JP S58114385 A JPS58114385 A JP S58114385A JP 56209535 A JP56209535 A JP 56209535A JP 20953581 A JP20953581 A JP 20953581A JP S58114385 A JPS58114385 A JP S58114385A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- memory cell
- semiconductor memory
- memory device
- word
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/10—Decoders
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Static Random-Access Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56209535A JPS58114385A (ja) | 1981-12-26 | 1981-12-26 | 半導体記憶装置のデコ−ダ回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56209535A JPS58114385A (ja) | 1981-12-26 | 1981-12-26 | 半導体記憶装置のデコ−ダ回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58114385A true JPS58114385A (ja) | 1983-07-07 |
| JPS6218992B2 JPS6218992B2 (enrdf_load_stackoverflow) | 1987-04-25 |
Family
ID=16574402
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56209535A Granted JPS58114385A (ja) | 1981-12-26 | 1981-12-26 | 半導体記憶装置のデコ−ダ回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58114385A (enrdf_load_stackoverflow) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS59165292A (ja) * | 1983-03-11 | 1984-09-18 | Toshiba Corp | 半導体メモリ装置 |
| JPS61120393A (ja) * | 1984-11-14 | 1986-06-07 | Fujitsu Ltd | アドレスデコ−ダ回路 |
| JPS61126689A (ja) * | 1984-11-21 | 1986-06-14 | Fujitsu Ltd | 半導体記憶装置 |
| JPS6295798A (ja) * | 1985-10-22 | 1987-05-02 | Nec Corp | アドレス・バツフア回路 |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH01179394U (enrdf_load_stackoverflow) * | 1988-06-09 | 1989-12-22 |
-
1981
- 1981-12-26 JP JP56209535A patent/JPS58114385A/ja active Granted
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS59165292A (ja) * | 1983-03-11 | 1984-09-18 | Toshiba Corp | 半導体メモリ装置 |
| JPS61120393A (ja) * | 1984-11-14 | 1986-06-07 | Fujitsu Ltd | アドレスデコ−ダ回路 |
| JPS61126689A (ja) * | 1984-11-21 | 1986-06-14 | Fujitsu Ltd | 半導体記憶装置 |
| JPS6295798A (ja) * | 1985-10-22 | 1987-05-02 | Nec Corp | アドレス・バツフア回路 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6218992B2 (enrdf_load_stackoverflow) | 1987-04-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS61113188A (ja) | 改良されたアドレス・カウンタを有する半導体メモリ装置 | |
| EP0051920B1 (en) | Memory arrangement with means for interfacing a central processing unit | |
| GB1409910A (en) | Semiconductor data stores | |
| JPH06132747A (ja) | 半導体装置 | |
| JPH0310195B2 (enrdf_load_stackoverflow) | ||
| CN117271436A (zh) | 基于sram的电流镜互补存内计算宏电路、及芯片 | |
| US5644253A (en) | Multiple-valued logic circuit | |
| KR20050058915A (ko) | 데이터의 독출 간격에 따라 반전 처리 동작을 수행하는반도체 장치의 데이터 반전회로 및 데이터 반전방법 | |
| US6718433B1 (en) | Match and priority encoding logic circuit | |
| US20040039770A1 (en) | Comparator circuit and method | |
| US4831590A (en) | Semiconductor memory including an output latch having hysteresis characteristics | |
| US4638459A (en) | Virtual ground read only memory | |
| JPS58114385A (ja) | 半導体記憶装置のデコ−ダ回路 | |
| US4984215A (en) | Semiconductor memory device | |
| EP0342592B1 (en) | Chip enable input circuit in semiconductor memory device | |
| US5745401A (en) | High-speed programmable read only memory | |
| US7206876B2 (en) | Input/output interface of an integrated circuit device | |
| US5450023A (en) | Interface circuit using a limited number of pins in LSI applications | |
| US20030206466A1 (en) | Associative memory circuit judging whether or not a memory cell content matches search data by performing a differential amplification to a potential of a match line and a reference potential | |
| JP2779114B2 (ja) | 連想メモリ | |
| US7000066B1 (en) | Priority encoder circuit for content addressable memory (CAM) device | |
| JP3159349B2 (ja) | 加算デコード装置 | |
| EP0714100B1 (en) | Synchronous memory device | |
| US6738792B1 (en) | Parallel mask generator | |
| US6696990B2 (en) | Binary encoding circuit |