JPS5794857A - Logic device - Google Patents

Logic device

Info

Publication number
JPS5794857A
JPS5794857A JP55170834A JP17083480A JPS5794857A JP S5794857 A JPS5794857 A JP S5794857A JP 55170834 A JP55170834 A JP 55170834A JP 17083480 A JP17083480 A JP 17083480A JP S5794857 A JPS5794857 A JP S5794857A
Authority
JP
Japan
Prior art keywords
flip
diagnosis
flops
flop
terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP55170834A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6125173B2 (enrdf_load_stackoverflow
Inventor
Shigeaki Morisawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP55170834A priority Critical patent/JPS5794857A/ja
Publication of JPS5794857A publication Critical patent/JPS5794857A/ja
Publication of JPS6125173B2 publication Critical patent/JPS6125173B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP55170834A 1980-12-05 1980-12-05 Logic device Granted JPS5794857A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55170834A JPS5794857A (en) 1980-12-05 1980-12-05 Logic device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55170834A JPS5794857A (en) 1980-12-05 1980-12-05 Logic device

Publications (2)

Publication Number Publication Date
JPS5794857A true JPS5794857A (en) 1982-06-12
JPS6125173B2 JPS6125173B2 (enrdf_load_stackoverflow) 1986-06-14

Family

ID=15912190

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55170834A Granted JPS5794857A (en) 1980-12-05 1980-12-05 Logic device

Country Status (1)

Country Link
JP (1) JPS5794857A (enrdf_load_stackoverflow)

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6015569A (ja) * 1983-07-08 1985-01-26 Hitachi Ltd 論理パッケージの診断方法
JPH0368038A (ja) * 1989-08-08 1991-03-25 Nec Eng Ltd 情報処理装置
JPH03244039A (ja) * 1990-02-22 1991-10-30 Nec Corp 情報処理装置の障害情報採取方式
JPH08226953A (ja) * 1993-04-05 1996-09-03 Hitachi Ltd 論理パッケージ診断方式
US6611934B2 (en) 1988-09-07 2003-08-26 Texas Instruments Incorporated Boundary scan test cell circuit
US6728915B2 (en) 2000-01-10 2004-04-27 Texas Instruments Incorporated IC with shared scan cells selectively connected in scan path
US6763485B2 (en) 1998-02-25 2004-07-13 Texas Instruments Incorporated Position independent testing of circuits
US6769080B2 (en) 2000-03-09 2004-07-27 Texas Instruments Incorporated Scan circuit low power adapter with counter
US6959408B2 (en) 1989-06-30 2005-10-25 Texas Instruments Incorporated IC with serial scan path, protocol memory, and event circuit
US6975980B2 (en) 1998-02-18 2005-12-13 Texas Instruments Incorporated Hierarchical linking module connection to access ports of embedded cores
US7058862B2 (en) 2000-05-26 2006-06-06 Texas Instruments Incorporated Selecting different 1149.1 TAP domains from update-IR state

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6015569A (ja) * 1983-07-08 1985-01-26 Hitachi Ltd 論理パッケージの診断方法
US6813738B2 (en) 1988-09-07 2004-11-02 Texas Instruments Incorporated IC test cell with memory output connected to input multiplexer
US6611934B2 (en) 1988-09-07 2003-08-26 Texas Instruments Incorporated Boundary scan test cell circuit
US6898544B2 (en) 1988-09-07 2005-05-24 Texas Instruments Incorporated Instruction register and access port gated clock for scan cells
US7058871B2 (en) 1989-06-30 2006-06-06 Texas Instruments Incorporated Circuit with expected data memory coupled to serial input lead
US6996761B2 (en) 1989-06-30 2006-02-07 Texas Instruments Incorporated IC with protocol selection memory coupled to serial scan path
US6990620B2 (en) 1989-06-30 2006-01-24 Texas Instruments Incorporated Scanning a protocol signal into an IC for performing a circuit operation
US6959408B2 (en) 1989-06-30 2005-10-25 Texas Instruments Incorporated IC with serial scan path, protocol memory, and event circuit
JPH0368038A (ja) * 1989-08-08 1991-03-25 Nec Eng Ltd 情報処理装置
JPH03244039A (ja) * 1990-02-22 1991-10-30 Nec Corp 情報処理装置の障害情報採取方式
JPH08226953A (ja) * 1993-04-05 1996-09-03 Hitachi Ltd 論理パッケージ診断方式
US6975980B2 (en) 1998-02-18 2005-12-13 Texas Instruments Incorporated Hierarchical linking module connection to access ports of embedded cores
US6763485B2 (en) 1998-02-25 2004-07-13 Texas Instruments Incorporated Position independent testing of circuits
US6728915B2 (en) 2000-01-10 2004-04-27 Texas Instruments Incorporated IC with shared scan cells selectively connected in scan path
US6769080B2 (en) 2000-03-09 2004-07-27 Texas Instruments Incorporated Scan circuit low power adapter with counter
US7058862B2 (en) 2000-05-26 2006-06-06 Texas Instruments Incorporated Selecting different 1149.1 TAP domains from update-IR state

Also Published As

Publication number Publication date
JPS6125173B2 (enrdf_load_stackoverflow) 1986-06-14

Similar Documents

Publication Publication Date Title
JPS5794857A (en) Logic device
JPS5533232A (en) Sequential controller
JPS54142938A (en) Pattern generation system for display unit
JPS5712470A (en) Information processor having buffer memory
JPS6478362A (en) One connection preparation of several data processors for central clock control multi-line system
JPS56153448A (en) Microprogram control device
JPS57166646A (en) Logical circuit
JPS5588140A (en) Address branch system of microprogram controller
JPS5717073A (en) Picture data processing system
ES8402967A1 (es) Mejoras en disposiciones de diagnostico para tratamiento de datos.
JPS6258025B2 (enrdf_load_stackoverflow)
JPS6479673A (en) Test system for ram contained lsi chip
JPS56105400A (en) Simultaneous execution method for icrom write in and test
JPS55157046A (en) Career information collecting system
JPS6473457A (en) Operation system for fast fourier transformation
JPS56168256A (en) Data processor
JPS56121121A (en) Clock distribution system
JPS54142915A (en) Calendar information control system for exchange
JPS6458031A (en) Diagnosis system
JPS6427089A (en) Interface circuit for magnetic babble memory
JPS5451437A (en) Instruction control system for multi-stage advance
JPS57190277A (en) Testing system of intelligential printed board
JPS54129945A (en) Diagnostic system of logic unit
JPS5484436A (en) Refresh device for nonvolatile memory
JPS5534751A (en) Information processing unit