JPS5767346A - Encoder - Google Patents

Encoder

Info

Publication number
JPS5767346A
JPS5767346A JP14334280A JP14334280A JPS5767346A JP S5767346 A JPS5767346 A JP S5767346A JP 14334280 A JP14334280 A JP 14334280A JP 14334280 A JP14334280 A JP 14334280A JP S5767346 A JPS5767346 A JP S5767346A
Authority
JP
Japan
Prior art keywords
signal
output
added
larger
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP14334280A
Other languages
Japanese (ja)
Other versions
JPS6324577B2 (en
Inventor
Hiroshi Ikegami
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP14334280A priority Critical patent/JPS5767346A/en
Publication of JPS5767346A publication Critical patent/JPS5767346A/en
Publication of JPS6324577B2 publication Critical patent/JPS6324577B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0602—Systems characterised by the synchronising information used
    • H04J3/0614—Systems characterised by the synchronising information used the synchronising signal being characterised by the amplitude, duration or polarity

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Analogue/Digital Conversion (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Transmission Systems Not Characterized By The Medium Used For Transmission (AREA)

Abstract

PURPOSE:To detect the frame synchronization by adding a larger negative voltage than the maximum negative value of an input signal to a predetermined part against a plurality of analog input parts and by alternately adding a larger positive voltage than a miximum value to the other parts. CONSTITUTION:The oscillation output signal of a reference signal oscillator 1 which drives whole circuits is frequency divided by a frequency divider 2. The frequency divided output having the most suitable timing is added to an integrator 4 through an amplitude limiter 3, and the integrated voltage is supplied to a comparator 5. Output signal (c) of an amplifier 10 and output (b) of an integrator 4 are compared with the comparator 5. In this case when the signal (b) is higher, H is added to a gate circuit 6 and when the signal (b) is lower, L is added to a gate circuit 6. Only in case of H, a signal (e) sent from a circuit 1 is added to a counter 7 for serial-parallel conversion as a signal pulse (f). A switch 9 for time division multiplex is switched by output of a frequency divider 2 and negative voltage which is larger than the maximum value of the input signal is supplied to analog signal input terminals 1 and 2. A positive voltage which is larger than the maximum value of the input signal is alternately added to the analog signal input terminals 3-16 to output to the amplifier.
JP14334280A 1980-10-14 1980-10-14 Encoder Granted JPS5767346A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14334280A JPS5767346A (en) 1980-10-14 1980-10-14 Encoder

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14334280A JPS5767346A (en) 1980-10-14 1980-10-14 Encoder

Publications (2)

Publication Number Publication Date
JPS5767346A true JPS5767346A (en) 1982-04-23
JPS6324577B2 JPS6324577B2 (en) 1988-05-21

Family

ID=15336551

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14334280A Granted JPS5767346A (en) 1980-10-14 1980-10-14 Encoder

Country Status (1)

Country Link
JP (1) JPS5767346A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59114930A (en) * 1982-12-08 1984-07-03 ハネウェル・インコーポレーテッド Sensor communication equipment

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0349577U (en) * 1989-09-22 1991-05-15
JPH0615074U (en) * 1992-07-30 1994-02-25 株式会社ホウエイ Starry sky sheet for pasting

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59114930A (en) * 1982-12-08 1984-07-03 ハネウェル・インコーポレーテッド Sensor communication equipment

Also Published As

Publication number Publication date
JPS6324577B2 (en) 1988-05-21

Similar Documents

Publication Publication Date Title
ATE128244T1 (en) CIRCUIT FOR ELECTROMAGNETIC ROTATION SENSOR.
JPS5767346A (en) Encoder
GB843478A (en) Improvements in or relating to electrical wave-generators
JPS56145363A (en) Frequency-voltage converter
JPS55121511A (en) Variation system for output voltage of power unit
JPS57106221A (en) Analogue-digital converter
JPS56150382A (en) Electronic watch
JPS5547731A (en) Oscillation circuit
JPS5740361A (en) Pulse width moldulation type dc-dc converter
JPS5740362A (en) Pulse width modulation type dc-dc converter
JPS5396657A (en) Digital frequency divider circuit
JPS5448149A (en) A/d converter using ring oscillation
JPS5680952A (en) Subscriber monitoring circuit
JPS54128644A (en) Clock selection circuit
JPS55147835A (en) Frequency dividing circuit
JPS6449425A (en) Frequency dividing circuit
JPS54161874A (en) Pulse duration modulator circuit
JPS57121373A (en) Vertical synchronizing circuit
JPS5636235A (en) Phase synchronizing circuit
JPS5713977A (en) Controlling for pwm inverter
JPS55166365A (en) Preventing method for jitter measurement error
FR2310033A1 (en) Integrator for rectangular wave signals with two switches - is controlled by input and controls charge of integration capacitor
FR2353176A1 (en) Frequency discriminator for transmitters and receivers - has comparator operating for duration of each rectangular pulse
JPS57111710A (en) Voltage dividing and dropping circuit
NL7404661A (en) Tuning circuit for radio receiver - has smoothing circuit with zener diode and condensers forming digital analogue converter feeding oscillator