JPS5743252A - Method for generating test pattern - Google Patents
Method for generating test patternInfo
- Publication number
- JPS5743252A JPS5743252A JP55118745A JP11874580A JPS5743252A JP S5743252 A JPS5743252 A JP S5743252A JP 55118745 A JP55118745 A JP 55118745A JP 11874580 A JP11874580 A JP 11874580A JP S5743252 A JPS5743252 A JP S5743252A
- Authority
- JP
- Japan
- Prior art keywords
- register
- pattern
- memory
- address
- tested
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/26—Functional testing
- G06F11/263—Generation of test inputs, e.g. test vectors, patterns or sequences ; with adaptation of the tested hardware for testability with external testers
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP55118745A JPS5743252A (en) | 1980-08-28 | 1980-08-28 | Method for generating test pattern |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP55118745A JPS5743252A (en) | 1980-08-28 | 1980-08-28 | Method for generating test pattern |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5743252A true JPS5743252A (en) | 1982-03-11 |
| JPS6161421B2 JPS6161421B2 (enrdf_load_stackoverflow) | 1986-12-25 |
Family
ID=14744001
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP55118745A Granted JPS5743252A (en) | 1980-08-28 | 1980-08-28 | Method for generating test pattern |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5743252A (enrdf_load_stackoverflow) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS59101100A (ja) * | 1982-12-02 | 1984-06-11 | Fujitsu Ltd | 記憶装置の試験方式 |
| JPH0172628U (enrdf_load_stackoverflow) * | 1987-10-30 | 1989-05-16 |
-
1980
- 1980-08-28 JP JP55118745A patent/JPS5743252A/ja active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS59101100A (ja) * | 1982-12-02 | 1984-06-11 | Fujitsu Ltd | 記憶装置の試験方式 |
| JPH0172628U (enrdf_load_stackoverflow) * | 1987-10-30 | 1989-05-16 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6161421B2 (enrdf_load_stackoverflow) | 1986-12-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR900004889B1 (ko) | 테스트 패턴 제너레이터 | |
| EP0291283A3 (en) | Memory test method and apparatus | |
| EP0077736B1 (en) | Test vector indexing method and apparatus | |
| GB2108277A (en) | Tester for lsi devices and memory devices | |
| GB1477025A (en) | Electronic tester for testing devices having a high circuit density | |
| SG90713A1 (en) | Semiconductor device testing apparatus and semiconductor device testing system having a plurality of semiconductor device testing apparatus | |
| JPS6449200A (en) | Automatic memory tester | |
| TW369692B (en) | Test and burn-in apparatus, in-line system using the apparatus, and test method using the system | |
| US4682330A (en) | Hierarchical test system architecture | |
| TW352466B (en) | Apparatus and method for testing integrated circuit | |
| JPH0321075B2 (enrdf_load_stackoverflow) | ||
| JP2674709B2 (ja) | 自動回路テスタ制御システム | |
| ATE36659T1 (de) | Vorrichtung zum weiterleiten von bauteilen, insbesondere von integrierten chips, von einem eingangsmagazin zu einem ausgangsmagazin. | |
| DE58909354D1 (de) | Verfahren und Vorrichtung zum internen Paralleltest von Halbleiterspeichern. | |
| MY100894A (en) | Automated circuit tester. | |
| JPS5743252A (en) | Method for generating test pattern | |
| JPH06180342A (ja) | Ic評価装置 | |
| JPS55108999A (en) | Check method of ic memory | |
| JPS59116064A (ja) | 論理回路試験装置 | |
| JPS5478052A (en) | Function generator | |
| JPS5651678A (en) | Testing method for memory element and pattern generator for test | |
| ATE78930T1 (de) | Anordnung zum pruefen von integrierten schaltkreisen. | |
| Pomeranz et al. | Static test compaction for synchronous sequential circuits based on vector restoration | |
| JPS5698796A (en) | High-speed memory test system | |
| JPS61241674A (ja) | テストパタ−ン発生器 |