|
US4425616A
(en)
|
1979-11-06 |
1984-01-10 |
Frederick Electronic Corporation |
High-speed time share processor
|
|
US4317168A
(en)
*
|
1979-11-23 |
1982-02-23 |
International Business Machines Corporation |
Cache organization enabling concurrent line castout and line fetch transfers with main storage
|
|
US4493033A
(en)
*
|
1980-04-25 |
1985-01-08 |
Data General Corporation |
Dual port cache with interleaved read accesses during alternate half-cycles and simultaneous writing
|
|
US4381541A
(en)
*
|
1980-08-28 |
1983-04-26 |
Sperry Corporation |
Buffer memory referencing system for two data words
|
|
JPS5764383A
(en)
*
|
1980-10-03 |
1982-04-19 |
Toshiba Corp |
Address converting method and its device
|
|
JPS57105879A
(en)
*
|
1980-12-23 |
1982-07-01 |
Hitachi Ltd |
Control system for storage device
|
|
SE445270B
(sv)
*
|
1981-01-07 |
1986-06-09 |
Wang Laboratories |
Dator med ett fickminne, vars arbetscykel er uppdelad i tva delcykler
|
|
US4525777A
(en)
*
|
1981-08-03 |
1985-06-25 |
Honeywell Information Systems Inc. |
Split-cycle cache system with SCU controlled cache clearing during cache store access period
|
|
US4486856A
(en)
*
|
1982-05-10 |
1984-12-04 |
Teletype Corporation |
Cache memory and control circuit
|
|
US4628489A
(en)
*
|
1983-10-03 |
1986-12-09 |
Honeywell Information Systems Inc. |
Dual address RAM
|
|
US4755928A
(en)
*
|
1984-03-05 |
1988-07-05 |
Storage Technology Corporation |
Outboard back-up and recovery system with transfer of randomly accessible data sets between cache and host and cache and tape simultaneously
|
|
US4942518A
(en)
*
|
1984-06-20 |
1990-07-17 |
Convex Computer Corporation |
Cache store bypass for computer
|
|
US4646233A
(en)
*
|
1984-06-20 |
1987-02-24 |
Weatherford James R |
Physical cache unit for computer
|
|
US4695943A
(en)
*
|
1984-09-27 |
1987-09-22 |
Honeywell Information Systems Inc. |
Multiprocessor shared pipeline cache memory with split cycle and concurrent utilization
|
|
US4827401A
(en)
*
|
1984-10-24 |
1989-05-02 |
International Business Machines Corporation |
Method and apparatus for synchronizing clocks prior to the execution of a flush operation
|
|
EP0189944B1
(en)
*
|
1985-02-01 |
1993-05-12 |
Nec Corporation |
Cache memory circuit capable of processing a read request during transfer of a data block
|
|
US4794521A
(en)
*
|
1985-07-22 |
1988-12-27 |
Alliant Computer Systems Corporation |
Digital computer with cache capable of concurrently handling multiple accesses from parallel processors
|
|
US4783736A
(en)
*
|
1985-07-22 |
1988-11-08 |
Alliant Computer Systems Corporation |
Digital computer with multisection cache
|
|
DE3537115A1
(de)
*
|
1985-10-18 |
1987-05-27 |
Standard Elektrik Lorenz Ag |
Verfahren zum betreiben einer einrichtung mit zwei voneinander unabhaengigen befehlseingabestellen und nach diesem verfahren arbeitende einrichtung
|
|
US5001665A
(en)
*
|
1986-06-26 |
1991-03-19 |
Motorola, Inc. |
Addressing technique for providing read, modify and write operations in a single data processing cycle with serpentine configured RAMs
|
|
US4802125A
(en)
*
|
1986-11-21 |
1989-01-31 |
Nec Corporation |
Memory access control apparatus
|
|
US4953077A
(en)
*
|
1987-05-15 |
1990-08-28 |
International Business Machines Corporation |
Accelerated data transfer mechanism using modified clock cycle
|
|
US4928225A
(en)
*
|
1988-08-25 |
1990-05-22 |
Edgcore Technology, Inc. |
Coherent cache structures and methods
|
|
JPH02224043A
(ja)
*
|
1988-11-15 |
1990-09-06 |
Nec Corp |
キャッシュメモリ
|
|
US5454093A
(en)
*
|
1991-02-25 |
1995-09-26 |
International Business Machines Corporation |
Buffer bypass for quick data access
|
|
JP3920931B2
(ja)
*
|
1992-04-17 |
2007-05-30 |
サン・マイクロシステムズ・インコーポレイテッド |
キャッシュされたデータを読出しおよび書込む方法ならびにデータをキャッシングする装置
|
|
JPH0756815A
(ja)
*
|
1993-07-28 |
1995-03-03 |
Internatl Business Mach Corp <Ibm> |
キャッシュ動作方法及びキャッシュ
|
|
US5535360A
(en)
*
|
1994-08-31 |
1996-07-09 |
Vlsi Technology, Inc. |
Digital computer system having an improved direct-mapped cache controller (with flag modification) for a CPU with address pipelining and method therefor
|
|
JPH08314794A
(ja)
*
|
1995-02-28 |
1996-11-29 |
Matsushita Electric Ind Co Ltd |
安定記憶装置へのアクセス待ち時間を短縮するための方法およびシステム
|
|
US6262936B1
(en)
|
1998-03-13 |
2001-07-17 |
Cypress Semiconductor Corp. |
Random access memory having independent read port and write port and process for writing to and reading from the same
|
|
US6262937B1
(en)
|
1998-03-13 |
2001-07-17 |
Cypress Semiconductor Corp. |
Synchronous random access memory having a read/write address bus and process for writing to and reading from the same
|
|
US6069839A
(en)
|
1998-03-20 |
2000-05-30 |
Cypress Semiconductor Corp. |
Circuit and method for implementing single-cycle read/write operation(s), and random access memory including the circuit and/or practicing the method
|
|
US6789168B2
(en)
*
|
2001-07-13 |
2004-09-07 |
Micron Technology, Inc. |
Embedded DRAM cache
|
