JPS5725046A - Cyclic redundancy check operating circuit - Google Patents
Cyclic redundancy check operating circuitInfo
- Publication number
- JPS5725046A JPS5725046A JP10036180A JP10036180A JPS5725046A JP S5725046 A JPS5725046 A JP S5725046A JP 10036180 A JP10036180 A JP 10036180A JP 10036180 A JP10036180 A JP 10036180A JP S5725046 A JPS5725046 A JP S5725046A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- bits
- register
- remainder
- new
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/09—Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit
Abstract
PURPOSE:To execute a CRC operation of a byte unit in bit parallel, by providing an exclusive ''or'' gate of an input data and an old remainder of CRC, a feedback value generating circuit, and a logical circuit for generating a new remainder. CONSTITUTION:Parallel input data D1-D8 of 8 bits are made to take an exclusive ''or'' with 8 bits of the low rank side of an output signal (b) of a remainder register 101, at every corresponding bit, in a logical gate 102, are outputted as a parallel signal (c) of 8 bits, and are inputted to a feedback value generating circuit 103. The circuit 103 generates feedback values F1-F8 (d) corresponding to the input pattern, and inputs it to a logical circuit 104. The circuit 104 executes a prescribed operation by 8 bits of the high rank side of the register 101, and the signal (d), and new remainders R1-R16 (e) are generated. The new remainder (e) is fed back to the register 101, is written in the register 101 by a write clock W-CLK, and one CRC operation is completed.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10036180A JPS5725046A (en) | 1980-07-22 | 1980-07-22 | Cyclic redundancy check operating circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10036180A JPS5725046A (en) | 1980-07-22 | 1980-07-22 | Cyclic redundancy check operating circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5725046A true JPS5725046A (en) | 1982-02-09 |
Family
ID=14271933
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10036180A Pending JPS5725046A (en) | 1980-07-22 | 1980-07-22 | Cyclic redundancy check operating circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5725046A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS647716A (en) * | 1987-06-30 | 1989-01-11 | Nec Corp | Parallel processing type crc arithmetic circuit |
| US5093831A (en) * | 1988-06-09 | 1992-03-03 | Hitachi, Ltd. | Fast calculation circuit for cyclic redundancy check code |
| EP0631703A1 (en) * | 1992-12-29 | 1995-01-04 | Codex Corporation | Efficient crc remainder coefficient generation and checking device and method |
-
1980
- 1980-07-22 JP JP10036180A patent/JPS5725046A/en active Pending
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS647716A (en) * | 1987-06-30 | 1989-01-11 | Nec Corp | Parallel processing type crc arithmetic circuit |
| US5093831A (en) * | 1988-06-09 | 1992-03-03 | Hitachi, Ltd. | Fast calculation circuit for cyclic redundancy check code |
| EP0631703A1 (en) * | 1992-12-29 | 1995-01-04 | Codex Corporation | Efficient crc remainder coefficient generation and checking device and method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DK174597B1 (en) | Key current generator with feedback switch register structure | |
| CH585436A5 (en) | ||
| JPS5725046A (en) | Cyclic redundancy check operating circuit | |
| JPS55149551A (en) | Data correcting circuit | |
| JPS57197961A (en) | Conversion system for image data | |
| JPS5741052A (en) | Burst error correcting system applied to recording device or transmission device of series data byte | |
| JPS5612120A (en) | Generating method for m sequence | |
| JPS6424516A (en) | Crc check circuit | |
| JPS5766598A (en) | Memory circuit having error correction function | |
| JPS5669929A (en) | Pulse-width modulating circuit | |
| SU623258A1 (en) | Majority decoding arrangement | |
| JPS56153454A (en) | Spurious signal generating circuit for folding test | |
| JPS57100536A (en) | Data buffer device | |
| JPS57192127A (en) | Logical circuit | |
| SU1662007A1 (en) | Device for code checking | |
| JPS56160155A (en) | Error correction coding method | |
| JPS5762445A (en) | Forecasting parity generation system of register | |
| JPS5769346A (en) | Error correction code generation and error correction circuit | |
| Hellerman et al. | Algorithm 72: composition generator | |
| JPS56118129A (en) | Input circuit | |
| JPS5384675A (en) | Parity forcasting circuit of counter | |
| JPS6450121A (en) | Register file | |
| SU903865A1 (en) | Controllable arithmetic module | |
| JPS54124646A (en) | Logical operation controller | |
| JPS5794842A (en) | Arithmetic device |