JPS5719874A - Parallel operation system in digital differential analyzer - Google Patents
Parallel operation system in digital differential analyzerInfo
- Publication number
- JPS5719874A JPS5719874A JP9224280A JP9224280A JPS5719874A JP S5719874 A JPS5719874 A JP S5719874A JP 9224280 A JP9224280 A JP 9224280A JP 9224280 A JP9224280 A JP 9224280A JP S5719874 A JPS5719874 A JP S5719874A
- Authority
- JP
- Japan
- Prior art keywords
- adder
- parallel
- memories
- differential analyzer
- action
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/11—Complex mathematical operations for solving equations, e.g. nonlinear equations, general mathematical optimization problems
- G06F17/13—Differential equations
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Data Mining & Analysis (AREA)
- Theoretical Computer Science (AREA)
- Operations Research (AREA)
- Databases & Information Systems (AREA)
- Software Systems (AREA)
- General Engineering & Computer Science (AREA)
- Algebra (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
PURPOSE:To perform more effectively a parallel operation in a differential analyzer by performing, in parallel, action of a connection memory and that of the first and second adder action on and after the first and the second multipliers. CONSTITUTION:A plural number of operation input are added mutually on the first adder AD1 and an output from the adder AD1 is held in a latch circuit LAT until next pulses are generated according to timing pulse from an address counter CUA. Inclusions held on this circuit LAT are added to the first multiplier ML1, the second multiplier ML2 and an output circuit OZ by an adder assignment from connection memories MC1-MC4, a scale memory MS, a Y resistor RY and an R register RR and stated operations are done. In parallel to this operation, by assigning the memories MC1-MC3 with a stated address and by performing adding action in a next step for a fixed operation in memories MC1-MC3 and the adder AD1, an operation in a digital differential analyzer is done in parallel.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9224280A JPS5719874A (en) | 1980-07-08 | 1980-07-08 | Parallel operation system in digital differential analyzer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9224280A JPS5719874A (en) | 1980-07-08 | 1980-07-08 | Parallel operation system in digital differential analyzer |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5719874A true JPS5719874A (en) | 1982-02-02 |
JPS612969B2 JPS612969B2 (en) | 1986-01-29 |
Family
ID=14048960
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP9224280A Granted JPS5719874A (en) | 1980-07-08 | 1980-07-08 | Parallel operation system in digital differential analyzer |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5719874A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61255A (en) * | 1984-06-13 | 1986-01-06 | Asahi Organic Chem Ind Co Ltd | Phenolic resin molding material |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63100274U (en) * | 1986-12-19 | 1988-06-29 |
-
1980
- 1980-07-08 JP JP9224280A patent/JPS5719874A/en active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61255A (en) * | 1984-06-13 | 1986-01-06 | Asahi Organic Chem Ind Co Ltd | Phenolic resin molding material |
JPH0229698B2 (en) * | 1984-06-13 | 1990-07-02 | Asahi Organic Chem Ind |
Also Published As
Publication number | Publication date |
---|---|
JPS612969B2 (en) | 1986-01-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3072855A (en) | Interference removal device with revertive and progressive gating means for setting desired signal pattern | |
JPS5650439A (en) | Binary multiplier cell circuit | |
JPS5719874A (en) | Parallel operation system in digital differential analyzer | |
JPS5526750A (en) | Digital filter | |
GB1415469A (en) | Information input device | |
JPS573293A (en) | Delay circuit | |
JPS56143051A (en) | Data shift circuit | |
JPS56103780A (en) | Character printing control device | |
SU1608657A1 (en) | Code to probability converter | |
ES391561A1 (en) | Method and apparatus for the electronic control of machines | |
SU1338027A2 (en) | Device for separating single n-pulse | |
SU1193668A1 (en) | Multiplying device | |
SU913367A1 (en) | Device for comparing binary numbers | |
SU1238077A1 (en) | Device for generating variable modulo remainder of number | |
SU1167730A1 (en) | Pulse counter-multiplier | |
SU399859A1 (en) | SPECIALIZED ARITHMETIC DEVICE FOR OPERATIONS WITH COMPLEX NUMBERS | |
SU621119A1 (en) | Address pulse analyzer | |
JPS561697A (en) | Mixing process circuit for digital signal | |
SU1734092A1 (en) | Pseudorandom number sequence generator | |
SU462194A1 (en) | Device for automatic checking converters | |
SU394774A1 (en) | PULSE GENERATOR WITH BINARY CODING AND DISTRIBUTION FUNCTIONS | |
SU1345181A1 (en) | Generator of fibonaccci generalized numbers sequence with random initial conditions | |
SU1092504A2 (en) | Pulse repetition frequency multiplier | |
SU1347161A1 (en) | Pulse burst former | |
SU1156069A1 (en) | Device for scaling digital differential analyser |